Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU User Manual

Host-PCI Express* Graphics Bridge Registers (D1:F0)
R
Intel
®
82925X/82925XE MCH Datasheet 149
8.1.49 VC0RCAP—VC0 Resource Capability (D1:F0)
PCI Device: 1
Address Offset: 110h
Default Value: 00000000h
Access: RO
Size: 32 bits
Bit Access &
Default
Description
31:16 Reserved
15 RO
0b
Reject Snoop Transactions
0 = Transactions with or without the No Snoop bit set within the TLP header are
allowed on this VC.
1 = Any transaction without the No Snoop bit set within the TLP header will be
rejected as an Unsupported Request.
14:0 Reserved
8.1.50 VC0RCTL—VC0 Resource Control (D1:F0)
PCI Device: 1
Address Offset: 114h
Default Value: 8000007Fh
Access: RO, R/W
Size: 32 bits
This register controls the resources associated with PCI Express Virtual Channel 0.
Bit Access &
Default
Description
31 RO
1b
VC0 Enable: For VC0 this is hardwired to 1 and read only as VC0 can never be
disabled.
30:27 Reserved
26:24 RO
000b
VC0 ID: This field assigns a VC ID to the VC resource. For VC0 this is hardwired
to 0 and read only.
23:8 Reserved
7:1 R/W
7Fh
TC/VC0 Map: This field indicates the TCs (Traffic Classes) that are mapped to
the VC resource. Bit locations within this field correspond to TC values. For
example, when bit 7 is set in this field, TC7 is mapped to this VC resource. When
more than one bit in this field is set, it indicates that multiple TCs are mapped to
the VC resource. In order to remove one or more TCs from the TC/VC Map of an
enabled VC, software must ensure that no new or outstanding transactions with
the TC labels are targeted at the given Link.
0 RO
1b
TC0/VC0 Map: Traffic Class 0 is always routed to VC0.

Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU Specifications

General

Brand	Intel
Model	925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU
Category	Computer Hardware
Language	English