EasyManua.ls Logo

Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU

Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU
242 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MCHBAR Registers
R
Intel
®
82925X/82925XE MCH Datasheet 85
5.1.8 C0BNKARC—Channel A DRAM Bank Architecture
MMIO Range: MCHBAR
Address Offset: 10Eh
Default Value: 0000h
Access: R/W
Size: 16 bits
This register is used to program the bank architecture for each Rank.
Bit Access &
Default
Description
15:8 Reserved
7:6 R/W
00b
Rank 3 Bank Architecture
00 = 4 Bank.
01 = 8 Bank.
1X = Reserved
5:4 R/W
00b
Rank 2 Bank Architecture
00 = 4 Bank.
01 = 8 Bank.
1X = Reserved
3:2 R/W
00b
Rank 1 Bank Architecture
00 = 4 Bank.
01 = 8 Bank.
1X = Reserved
1:0 R/W
00b
Rank 0 Bank Architecture
00 = 4 Bank.
01 = 8 Bank.
1X = Reserved

Table of Contents

Other manuals for Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU

Related product manuals