EasyManuals Logo

Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU User Manual

Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU
242 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #49 background imageLoading...
Page #49 background image
Host Bridge/DRAM Controller Registers (D0:F0)
R
Intel
®
82925X/82925XE MCH Datasheet 49
4.1.3 PCICMD—PCI Command (D0:F0)
PCI Device: 0
Address Offset: 04h
Default Value: 0006h
Access: RO, R/W
Size: 16 bits
Since MCH Device 0 does not physically reside on Primary PCI bus, many of the bits are not
implemented.
Bit Access &
Default
Description
15:10 Reserved
9 RO
0b
Fast Back-to-Back Enable (FB2B). This bit controls whether or not the master
can do fast back-to-back write. Since device 0 is strictly a target this bit is not
implemented and is hardwired to 0.
8 R/W
0b
SERR Enable (SERRE). This bit is a global enable bit for Device 0 SERR
messaging. The MCH does not have a SERR signal. The MCH communicates
the SERR condition by sending an SERR message over DMI to the ICH6.
1 = Enable. The MCH is enabled to generate SERR messages over DMI for
specific Device 0 error conditions that are individually enabled in the
ERRCMD register. The error status is reported in the ERRSTS, and PCISTS
registers. If SERRE is clear, then the SERR message is not generated by the
MCH for Device 0.
0 = Disable
Note: That this bit only controls SERR messaging for the Device 0. Device 1 has
its own SERRE bits to control error reporting for error conditions occurring in that
device. The control bits are used in a logical OR manner to enable the SERR
DMI message mechanism.
7 RO
0b
Address/Data Stepping Enable (ADSTEP). Hardwired to 0.
6 RO
0b
Parity Error Enable (PERRE). PERR# is not implemented by the MCH and this
bit is hardwired to 0.
5 RO
0b
VGA Palette Snoop Enable (VGASNOOP). Hardwired to a 0.
4 RO
0b
Memory Write and Invalidate Enable (MWIE). The MCH will never issue
memory write and invalidate commands. This bit is therefore hardwired to 0.
3 RO
0b
Reserved
2 RO
1b
Bus Master Enable (BME). The MCH is always enabled as a master. This bit is
hardwired to a 1.
1 RO
1b
Memory Access Enable (MAE). The MCH always allows access to main
memory. This bit is not implemented and is hardwired to 1.
0 RO
0b
I/O Access Enable (IOAE). Hardwired to a 0.

Table of Contents

Other manuals for Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU and is the answer not in the manual?

Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU Specifications

General IconGeneral
BrandIntel
Model925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU
CategoryComputer Hardware
LanguageEnglish

Related product manuals