EasyManuals Logo

Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU User Manual

Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU
242 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #151 background imageLoading...
Page #151 background image
Host-PCI Express* Graphics Bridge Registers (D1:F0)
R
Intel
®
82925X/82925XE MCH Datasheet 151
8.1.53 VC1RCTL—VC1 Resource Control (D1:F0)
PCI Device: 1
Address Offset: 120h
Default Value: 01000000h
Access: RO, R/W
Size: 32 bits
Controls the resources associated with PCI Express Virtual Channel 1.
Bit Access &
Default
Description
31 R/W
0b
VC1 Enable
0 = Virtual Channel is disabled.
1 = Virtual Channel is enabled. See exceptions in note below.
Software must use the VC Negotiation Pending bit to check whether the VC
negotiation is complete. When VC Negotiation Pending bit is cleared, a 1 read
from this VC Enable bit indicates that the VC is enabled (Flow Control
Initialization is completed for the PCI Express* port); a 0 read from this bit
indicates that the Virtual Channel is currently disabled.
Notes:
To enable a Virtual Channel, the VC Enable bits for that Virtual Channel must
be set in both Components on a Link.
To disable a Virtual Channel, the VC Enable bits for that Virtual Channel must
be cleared in both Components on a Link.
Software must ensure that no traffic is using a Virtual Channel at the time it is
disabled.
Software must fully disable a Virtual Channel in both Components on a Link
before re-enabling the Virtual Channel.
30:27 Reserved
26:24 R/W
001b
VC1 ID: Assigns a VC ID to the VC resource. Assigned value must be non-zero.
This field cannot be modified when the VC is already enabled.
23:8 Reserved
7:1 R/W
00h
TC/VC1 Map: This field indicates the TCs (Traffic Classes) that are mapped to
the VC resource. Bit locations within this field correspond to TC values. For
example, when bit 7 is set in this field, TC7 is mapped to this VC resource. When
more than one bit in this field is set, it indicates that multiple TCs are mapped to
the VC resource. In order to remove one or more TCs from the TC/VC Map of an
enabled VC, software must ensure that no new or outstanding transactions with
the TC labels are targeted at the given Link.
0 RO
0b
TC0/VC1 Map: Traffic Class 0 is always routed to VC0.

Table of Contents

Other manuals for Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU and is the answer not in the manual?

Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU Specifications

General IconGeneral
BrandIntel
Model925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU
CategoryComputer Hardware
LanguageEnglish

Related product manuals