Intel MCS 51 User Manual

i~o
8XC51FX HARDWARE DESCRIPTION
PO.O-PO.7
P2.O- P2.7
r ----------
;?
g
!!8-&!#----------
m
I
I
till
ACC
1
I
F
()!==
I
I
g--
I
I
5
I
I
Posl o
1
IA7CH
I
I
1
I
u
#
II :
I
I
I
c
I
I
I
I
!-f- m
II II Imrl
I
I
HI
POSTS
ORNSRS
I
I
m
I
t
I
--
INN]
-----------
------
A
JxL ‘“
P1.O-P1.7
P3.O-PS.7
L
=
270S53-1
-:----- . ..”.-. E.- .?.. -_t, ---, c.. -_,. m:--.._—
rlgure i. =Ak.alrA rurwuonal DIUGKwagram
accessesthe SFR at location OAOH(which is P2). In-
3.0 SPECIAL FUNCTION REGISTERS
structionsthatuseindirectaddressingaccess
the upper
128bytes of data IUM. For example:
A map of the on-chip memory area called the SFR
(Speciaf Function Register)space is shown in Table 2.
MOV @RO,#data
Note that not alf of the addresses are occupied. Unoc-
whereROcontains OAOH,accessesthe data byte at ad-
cupied addresses are not implemented on the chip.
dress OAOH,rather than P2 (whose address is OAOH).
Read aweases to these addresseswill in generafreturn
Note that stack operationsare examplesof indireet ad-
random dam and write aeceaseswill have no effect.
dressing,so the upper 128bytes of dataIWM areavail-
able as stack space.
5-4

Intel MCS 51 Specifications

General

Brand	Intel
Model	MCS 51
Category	Microcontrollers
Language	English