EasyManua.ls Logo

Intel MCS 51 User Manual

Intel MCS 51
334 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #191 background imageLoading...
Page #191 background image
in~.
8XC51FXHARDWAREDESCRIPTION
Table 14. SOON:Serial Port Control Register
SCON
Address= 98H
ResetValue= 0000OOOOB
BitAddressable
SMO/FE SM1 SM2
REN TB8
RB8 TI RI
Bit:
5
4 3 2
1 0
(SM% = 0?1)”
Svmbol Function
FE
SMO
SM1
SM2
REN
TB8
RB8
TI
RI
FramingErrorbit.Thisbitissetbythereceiverwhenaninvalidstopbitisdetected.TheFE
bitisnotclearedbyvalidframesbutshouldbeclearedbysoftware.TheSMODO*bitmustbe
setto enableaccessto the FEbit.
SerialPortModeBitO,(SMODOmust= O
to access bit SMO)
SerialPorlModeBit1
SMO
SM1 Mode
Description Saud Rate**
o 0
0
shiftregister
Foscl12
o
1 1 8-bitUART
variable
1 0 2 9-bitUART
Fosc184or Fosc/32
1 1
3
9-bitUART
variable
EnablestheAutomaticAddressRecognitionfeatureinModes2or3.IfSM2= 1thenRIwill
notbesetunlessthereceived9thdatebit(RB8)is1,indicatinganaddress,andthereceived
byteiSaGivenor BroadcastAddress.InMode1,if SM2 = 1thenRIwillnotbeactivated
unlessavalidstopbitwasreceived,andthereceivedbyteisa Givenor BroadcastAddress.
InModeO,SM2shouldbeO.
Enablesserialreception.Setbysoftwareto enablereception.Clearbysoftwareto disable
reception.
The9thdatabitthatwillbetransmittedinModes2 and3.Setorclearbysoftwareas
desired.
Inmodes2and3,the9thdatabitthatwasreceived.InMode1,if SM2= O,RB8isthestop
bitthatwas
received.InModeO,RB8is not Urjed.
Transmitinterruptflag.Setbyherdwareattheendof the8thbittimeinModeO,oratthe
beginningofthestopbitintheothermodes,inanyserialtransmission.Mustbeclearedby
software.
Receiveinterruptflag.Setbyhardwareattheendof the8thbittimeinModeO,orhalfway
throughthestopbittimeintheothermodes,inanyserialreception(exceptseeSM2).Must
beclearedbysoftware.
NOTE:
SMOOOis Ioeated at PCON6.
*F= = oaoillatm trequeney
The SADEN bvte areselectedsuch that each slave can
Notice,
however, that bit 3 is a don’t-care for both
be addreased-tely. Notice that bit 1 (MB) is a
slaves.This allowstwo ditTerentaddressesto seleet
don’t-careforSlave1’sGivenAddress,butbit 1 = 1
bothslaves(11110001or 11110101).If
a thirdslave
forSlave
2.l’h~ to selectivelycommunicate with just
was added that requiredits bit 3 = O,then the latter
Slave 1the mastermust sendan addreeswith bit 1 = O
addreascould be used to communicatewith Slave 1and
(e.g. 1111 0000).
2 but not Slave 3.
Similarly, bit 2 = Ofor Slave 1, but is a don’t-esre for
The master cart also communicate with all slaves at
Slave 2. Now to cammunieatewith just Slave 2 an sd-
onoe with the BroadeastAddress. It is formedfrom the
dress with bit 2 = 1 must be used (e.g. 1111 0111).
logical OR of the SADDR and SADEN registerswith
zeros defined as don’t-cares.The don’t-caresalso allow
Finally, for a master to eommunieste with both slaves
at once the addressmust havebit 1 = 1 and bit 2 = O.
5-29

Table of Contents

Question and Answer IconNeed help?

Do you have a question about the Intel MCS 51 and is the answer not in the manual?

Intel MCS 51 Specifications

General IconGeneral
Architecture8-bit
Number of Instructions111
Clock Speed12 MHz
Register Size8-bit
Internal RAM128 bytes
Internal ROM4 KB
External Memory64 KB
I/O Pins32
Timers2
Serial Port1
Interrupts5
Operating Voltage5V
UARTYes
Program Memory4 KB
RAM128 bytes
Instruction SetCISC

Summary

MCS® 51 Family of Microcontrollers Architectural Overview

THE MCS®-51 INSTRUCTION SET

Provides an overview of the MCS®-51 instruction set, optimized for 8-bit control applications.

Interrupt Structure

Overview of the 8051 interrupt structure, sources, and vectoring.

MCS® 51 Programmer’s Guide and Instruction Set

MCS®-51 INSTRUCTION SET

Provides a summary of the 8051 instruction set, including mnemonics and operands.

8051, 8052 and 80C51 Hardware Description

TIMER/COUNTERS

Describes Timer 0 and Timer 1, including operating modes and control registers.

8XC52/54/58 Hardware Description

8XC51FX Hardware Description

PORT STRUCTURES AND OPERATION

Details port structures, I/O configurations, and external memory access.

SERIAL INTERFACE

Covers serial port modes, framing error detection, and baud rate generation.

87C51GB Hardware Description

SPECIAL FUNCTION REGISTERS

Provides a map of the SFR space and their reset values.

SERIAL PORT

Details the serial port's modes, framing error detection, and baud rates.

INTERRUPTS

Covers interrupt sources, enable registers, and priority levels.

83C152 HARDWARE DESCRIPTION

Related product manuals