7 Series FPGAs SelectIO Resources User Guide www.xilinx.com 43
UG471 (v1.10) May 8, 2018
7 Series FPGA SelectIO Primitives
IOBUFDS_DIFF_OUT_DCIEN
The IOBUFDS_DIFF_OUT_DCIEN primitive shown in Figure 1-30 is available in the HP
I/O banks. It has complementary differential outputs, an IBUFDISABLE port that can be
used to disable the input buffer during periods that the buffer is not being used, and a
DCITERMDISABLE port that can be used to manually disable the optional DCI
split-termination feature. See Split-Termination DCI (Thevenin Equivalent Termination to
VCCO/2) and DCI and 3-state DCI (T_DCI) for more details.
The IOBUFDS_DIFF_OUT_DCIEN primitive can disable the input buffer and force both
the O and OB outputs to the fabric High when the USE_IBUFDISABLE attribute is set to
TRUE and the IBUFDISABLE signal is asserted High. If USE_IBUFDISABLE is set to
FALSE, this input is ignored and should be tied to ground. If the I/O is using the
X-Ref Target - Figure 1-2 9
Figure 1-29: Differential Input/Output Buffer Primitive With Complementary
Outputs for the Input Buffer (IOBUFDS_DIFF_OUT)
ug471_c1_26_041112
IOBUFDS_DIFF_OUT
To/From Device Pad
IO
IOB
Input from FPGA
Output to FPGA
3-state input from
master OLOGIC
O
OB
TM
I
3-state input from
slave OLOGIC
TS
X-Ref Target - Figure 1-3 0
Figure 1-30: Differential Bidirectional Buffer with Complementary Outputs, Input
Path Disable, and DCI Disable (IOBUFDS_DCIEN)
IOBUFDS_DIFF_OUT_DCIEN
IBUFDISABLE
DCITERMDISABLE
TS
I
TM
O
OB
IO
IOB
UG471_c1_70_021214
To Next Page
Loading...
Need help?
General
