EasyManuals Logo

Xilinx SelectIO 7 Series User Manual

Xilinx SelectIO 7 Series
188 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #13 background imageLoading...
Page #13 background image
7 Series FPGAs SelectIO Resources User Guide www.xilinx.com 13
UG471 (v1.10) May 8, 2018
Chapter 1
SelectIO Resources
I/O Tile Overview
Input/output characteristics and logic resources are covered in three consecutive chapters.
Chapter 1, SelectIO Resources describes the electrical behavior of the output drivers and
input receivers, and gives detailed examples of many standard interfaces. Chapter 2,
SelectIO Logic Resources describes the input and output data registers and their
double-data rate (DDR) operation, and the programmable input delay (IDELAY) and
programmable output delay (ODELAY). Chapter 3, Advanced SelectIO Logic Resources
describes the data serializer/deserializer (SERDES).
The 7 series FPGAs offer both high-performance (HP) and high-range (HR) I/O banks. The
HP I/O banks are designed to meet the performance requirements of high-speed memory
and other chip-to-chip interfaces with voltages up to 1.8V. The HR I/O banks are designed
to support a wider range of I/O standards with voltages up to 3.3V. Table 1-1 highlights
the features supported in the HP and HR I/O banks. Refer to Table 1-1 for help when
making initial decisions on I/O banks for a particular design's requirements. See the
specific device family data sheet for details on the performance and other electrical
requirements of the HP and HR I/O banks.
The 7 series FPGAs contain different combinations of HR and HP I/O banks. The 7Series
FPGAs Overview documents the available number of each type of bank for all devices.
Table 1-1: Supported Features in the HR and HP I/O Banks
Feature HP I/O Banks HR I/O Banks
3.3V I/O standards
(1)
N/A Supported
2.5V I/O standards
(1)
N/A Supported
1.8V I/O standards
(1)
Supported Supported
1.5V I/O standards
(1)
Supported Supported
1.35V I/O standards
(1)
Supported Supported
1.2V I/O standards
(1)
Supported Supported
LVDS signaling Supported
(2)
Supported
24 mA drive option for LVCMOS18 and LVTTL outputs N/A Supported
V
CCAUX_IO
supply rail Supported N/A
Digitally-controlled impedance (DCI) and DCI cascading Supported N/A
Internal V
REF
Supported Supported
Send Feedback

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx SelectIO 7 Series and is the answer not in the manual?

Xilinx SelectIO 7 Series Specifications

General IconGeneral
BrandXilinx
ModelSelectIO 7 Series
CategoryComputer Hardware
LanguageEnglish

Related product manuals