EasyManuals Logo

Atmel AVR XMEGA AU series User Manual

Atmel AVR XMEGA AU series
512 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #225 background imageLoading...
Page #225 background image
225
8331B–AVR–03/12
Atmel AVR XMEGA AU
18.3.10 COMPL – Compare Register Low
The COMPH and COMPL register pair represent the 16-bit value, COMP. COMP is constantly
compared with the counter value (CNT). A compare match will set COMPIF in the INTFLAGS
register. Reading and writing 16-bit values requires special attention. Refer ”Accessing 16-bit
Registers” on page 13 for details.
Due to synchronization between the RTC clock and system clock domains, there is a latency of
two RTC clock cycles from updating the register until this has an effect. Application software
needs to check that the SYNCBUSY flag in the ”STATUS – Status register” on page 222 is
cleared before writing to this register.
If the COMP value is higher than the PER value, no RTC compare match interrupt requests or
events will ever be generated.
Bit 7:0 – COMP[7:0]: Compare Register Low
These bits hold the LSB of the 16-bit RTC compare value.
18.3.11 COMPH – Compare Register High
Bit 7:0 – COMP[15:8]: Compare Register High
These bits hold the MSB of the 16-bit RTC compare value.
Bit 76543210
+0x0C COMP[7:0] COMPL
Read/Write R/W R/W R/W R/W R/W R/W R/W R/W
Initial Value00000000
Bit 76543210
+0x0D COMP[15:8] COMPH
Read/Write R/W R/W R/W R/W R/W R/W R/W R/W
Initial Value00000000

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Atmel AVR XMEGA AU series and is the answer not in the manual?

Atmel AVR XMEGA AU series Specifications

General IconGeneral
BrandAtmel
ModelAVR XMEGA AU series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals