Intel Stratix 10 User Manual

Address Direction Definition
3'b111: user
0x84[4] input Reseed on error
0x84[5] input
Autoseed correct (generator goes from
all ‘0’ to all ‘1’ if it occurs)
0x84[7] input Stop on error (RX)
0x85[0] input Load TX PRBSGEN
0x85[1] input Load RX PRBSGEN
Table 57. PRBS Control PMA Attribute Code Definition, PMA Attribute Code 0x02, PRBS
Disable
Address Direction Definition
0x85[7:0] 0x84[7:0] input
Disable codes
0x3ff: disable both generators
0x1ff: disable TX PRBSGEN
0x2ff: disable RX PRBSGEN
0x89[7:0] 0x88[7:0] return value
0x00: Failed due to background
processes needing time to complete
operations that may change the
requested configuration. Wait some
time and re-issue the request.
0x02: Success
For example, to use the PRBS31 generator and checker, do the following steps:
1. Set TX PRBS31.
a. Write 0x84[7:0] = 0x25.
b. Write 0x85[7:0] = 0x01.
c. Write 0x86[7:0] = 0x02.
d. Write 0x87[7:0] = 0x00.
e. Write 0x90[0] = 1'b1.
f. Read 0x8A[7]. It should be 1.
g. Read 0x8B[0] until it changes to 0.
h. Write 0x8A[7] to 1'b1 to clear the 0x8A[7] value.
2. Set RX PRBS31.
a. Write 0x84[7:0] = 0x35.
b. Write 0x85[7:0] = 0x02.
c. Write 0x86[7:0] = 0x02.
d. Write 0x87[7:0] = 0x00.
e. Write 0x90[0] = 1'b1.
f. Read 0x8A[7]. It should be 1.
g. Read 0x8B[0] until it changes to 0.
h. Write 0x8A[7] to 1'b1 to clear the 0x8A[7] value.
3. Enable the transceiver channel if it is not running already.
8. Dynamic Reconfiguration Examples
UG-20056 | 2019.02.04
Intel
®
Stratix
®
10 E-Tile Transceiver PHY User Guide
Send Feedback
144

Intel Stratix 10 Specifications

General

Brand	Intel
Model	Stratix 10
Category	Control Unit
Language	English