NXP Semiconductors LPC1769 - Back-To-Back Inter-Packet-Gap Register (IPGT - 0 X5000 0008); Non Back-To-Back Inter-Packet-Gap Register (IPGR - 0 X5000 000 C)

UM10360 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
User manual Rev. 3 — 19 December 2013 153 of 841
NXP Semiconductors
UM10360
Chapter 10: LPC176x/5x Ethernet
10.11.3 Back-to-Back Inter-Packet-Gap Register (IPGT - 0x5000 0008)
The Back-to-Back Inter-Packet-Gap register (IPGT) has an address of 0x5000 0008. Its
bit definition is shown in Table 132
.
10.11.4 Non Back-to-Back Inter-Packet-Gap Register (IPGR - 0x5000 000C)
The Non Back-to-Back Inter-Packet-Gap register (IPGR) has an address of 0x5000 000C.
Its bit definition is shown in Table 133
.
Table 131. Pad operation
Type Auto detect
pad enable
MAC2 [7]
VLAN pad
enable
MAC2 [6]
Pad/CRC
enable
MAC2 [5]
Action
Any x x 0 No pad or CRC check
Any 0 0 1 Pad to 60 bytes, append CRC
Any x 1 1 Pad to 64 bytes, append CRC
Any 1 0 1 If untagged, pad to 60 bytes and append CRC. If VLAN tagged: pad to
64 bytes and append CRC.
Table 132. Back-to-back Inter-packet-gap register (IPGT - address 0x5000 0008) bit description
Bit Symbol Function Reset
value
6:0 BACK-TO-BACK
INTER-PACKET-GAP
This is a programmable field representing the nibble time offset of the minimum
possible period between the end of any transmitted packet to the beginning of the
next. In Full-Duplex mode, the register value should be the desired period in
nibble times minus 3. In Half-Duplex mode, the register value should be the
desired period in nibble times minus 6. In Full-Duplex the recommended setting is
0x15 (21d), which represents the minimum IPG of 960 ns (in 100 Mbps mode) or
9.6 µs (in 10 Mbps mode). In Half-Duplex the recommended setting is 0x12 (18d),
which also represents the minimum IPG of 960 ns (in 100 Mbps mode) or 9.6 µs
(in 10 Mbps mode).
0x0
31:7 - Reserved. User software should not write ones to reserved bits. The value read
from a reserved bit is not defined.
0x0
Table 133. Non Back-to-back Inter-packet-gap register (IPGR - address 0x5000 000C) bit description
Bit Symbol Function Reset
value
6:0 NON-BACK-TO-BACK
INTER-PACKET-GAP PART2
This is a programmable field representing the Non-Back-to-Back
Inter-Packet-Gap. The recommended value is 0x12 (18d), which
represents the minimum IPG of 960 ns (in 100 Mbps mode) or 9.6 µs (in
10 Mbps mode).
0x0
7 - Reserved. User software should not write ones to reserved bits. The value
read from a reserved bit is not defined.
0x0
14:8 NON-BACK-TO-BACK
INTER-PACKET-GAP PART1
This is a programmable field representing the optional carrierSense
window referenced in IEEE 802.3/4.2.3.2.1 'Carrier Deference'. If carrier is
detected during the timing of IPGR1, the MAC defers to carrier. If,
however, carrier becomes active after IPGR1, the MAC continues timing
IPGR2 and transmits, knowingly causing a collision, thus ensuring fair
access to medium. Its range of values is 0x0 to IPGR2. The recommended
value is 0xC (12d)
0x0
31:15 - Reserved. User software should not write ones to reserved bits. The value
read from a reserved bit is not defined.
0x0