Bit 7
ICF Description
0 This bit is cleared from 1 to 0 when: (Initial value)
1. The CPU reads the ICF bit, then writes a “0” in this bit.
2. The data transfer controller (DTC) serves an input capture interrupt.
1 This bit is set to 1 when an input capture signal causes the FRC value to be copied to the ICR.
Bit 6—Output Compare Flag B (OCFB): This status flag is set to “1” when the FRC value
matches the OCRB value.
Bit 6
OCFB Description
0 This bit is cleared from 1 to 0 when: (Initial value)
1. The CPU reads the OCFB bit, then writes a “0” in this bit.
2. The data transfer controller (DTC) serves output compare interrupt B.
1 This bit is set to 1 when FRC = OCRB.
Bit 5—Output Compare Flag A (OCFA): This status flag is set to “1” when the FRC value
matches the OCRA value.
Bit 5
OCFA Description
0 This bit is cleared from 1 to 0 when: (Initial value)
1. The CPU reads the OCFA bit, then writes a “0” in this bit.
2. The data transfer controller (DTC) serves output compare interrupt A.
1 This bit is set to 1 when FRC = OCRA.
Bit 4—Timer Overflow Flag (OVF): This status flag is set to “1” when the FRC overflows
(changes from H'FFFF to H'0000).
Bit 4
OVF Description
0 This bit is cleared from 1 to 0 when the CPU reads (Initial value)
the OVF bit, then writes a “0” in this bit.
1 This bit is set to 1 when FRC changes from H'FFFF to H'0000.
Bit 3—Output Level B (OLVLB): This bit selects the logic level to be output at the FTOB pin
when the FRC and OCRB values match.
186
Downloaded from Elcodis.com electronic components distributor
To Next Page
Loading...
