Hitachi H8/500 Series - Reset During Memory Access (Mode 3)

ZTAT Version
High impedance
High impedance
H’00000
T1 T2
External memory
access
A to A19 0
RES
P1 / ø*
0
Internal reset signal
R/W
AS, RD and DS (read)
WR and DS (write)
D to D (write)70
I/O ports
*
The dotted line indicates that P10/ø is an input port if the corresponding DDR bit is 0,
but a clock output pin if the DDR bit is 1.
Figure E-5 Reset during Memory Access (Mode 3)
441
Downloaded from Elcodis.com electronic components distributor