Hitachi H8/500 Series - Operation; Read Access to AD Data Register (When Register Contains HAA40)

15.4 Operation
The A/D converter performs 10 successive approximations to obtain a result ranging from H'0000
(corresponding to AVSS) to H'FFC0 (corresponding to AVCC). Only the first 10 bits of the result
are significant.
The A/D converter module can be programmed to operate in single mode or scan mode as
explained below.
< Lower byte read >
CPU
receives
data H’40
Bus interface
Module data bus
< Upper byte read >
CPU
receives
data H’AA
Bus interface
TEMP
[H’40]
ADDRn H
[H’AA]
ADDRn L
[H’40]
Module data bus
(n = A to D)
TEMP
[H’40]
ADDRn H
[H’AA]
ADDRn L
[H’40]
(n = A to D)
Figure 15-2 Read Access to A/D Data Register (When Register Contains H'AA40)
280
Downloaded from Elcodis.com electronic components distributor