Hitachi H8/500 Series - Reset During Memory Access (Mode 2)

ZTAT Versions
High impedance
H’00
T1 T2 T3
External memory access
High impedance
High impedance
RES
P1 / ø*
0
Internal reset signal
R/W
AS, RD and DS (read)
WR and DS (write)
D to D (write)70
I/O ports
A to A70
P5 /A to P5 to A715 0 8
*
The dotted line indicates that P10/ø is an input port if the corresponding DDR bit is 0,
but a clock output pin if the DDR bit is 1.
Figure E-3 Reset during Memory Access (Mode 2)
438
Downloaded from Elcodis.com electronic components distributor