11.6 Application Notes
Application programmers should note that the following types of contention can occur in the 8-bit
timer.
Contention between TCNT Write and Clear: If an internal counter clear signal is generated
during the T3 state of a write cycle to the timer counter, the clear signal takes priority and the write
is not performed.
Figure 11-9 shows this type of contention.
TCNT address
N H'00
Internal Address
bus
Internal write
signal
ø
Counter clear
signal
TCNT
Write cycle: CPU writes to TCNT
T
1 T2 T3
Figure 11-9 TCNT Write-Clear Contention
220
Downloaded from Elcodis.com electronic components distributor
To Next Page
Loading...
