Hitachi H8/500 Series - Page 356

Instruction
Operation code (OP)
DADD.B R ,R
sd
SUB.B <EA >, Rsd
SUB.W <EA >, Rsd
SUBS.B <EA >, Rsd
2342234 00111
2342234
22342234
4
3
00110
00110
00000000
456
Address- ing mode
Rn @Rn @(d:8, Rn) @(d:16, Rn) @–Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16
1 0 1 0 Sz r r r 1 1 0 1 Sz r r r 1 1 1 0 Sz r r r 1 1 1 1 Sz r r r 1 0 1 1 Sz r r r 1 1 0 0 Sz r r r 0 0 0 0 Sz 1 0 1 0 0 0 1 Sz 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 1 1 0 0
123
Operation code (EA)
disp disp (H) address address (H) data data (H)
disp (L) address (L) data (L)
SUBS.W <EA >,Rd
2342234 00111
dr dr dr
dr dr dr
dr dr dr
SUBX.B <EA >, Rd
2342234 10110
data
SUBX.W <EA >, Rd
2342234 10110
data (H) data (L)
DSUB.B R , R 00000000
MULXU.B <EA >, R
s
2 10101
MULXU.X <EA >, R
sd 2 10101 dr dr dr
DIVXU.B <EA >, R
d 2 10111
DIVXU.W <EA >, R
sd
2342234 10111
CMP:G.B <EA >, Rsd
3453345 01110
10100
dr dr dr
Arithmetic operation instruction
CMP:G.W <EA >, Rsd 22342234
3
01110 dr dr dr
CMP:G.B #xx, <EA >
d 3453345 00000100
CMP:G.W #xx, <EA >
d 4564456 00000101
EXTS.B R
d 2 00010001
EXTU.B R
d 2 00010010
TST.B <EA >
d 22342234 00010110
TST.W <EA >
d 22342234 00010110
NEG.B <EA >
d 22342234 00010100
NEG.W <EA >
d
22342234 00010100
CLR.B <EA >
d
22342234 00010011
CLR.W <EA >
d 22342234 00010011
TAS.B <EA >
d 22342234 00010111
s
s
s
ds
d
s
4
3
4
3
4
2
2
23 22344
23 22344
23 23442
3
24
23
24
2
3
2
10110
dr dr dr
dr dr dr
dr dr dr
dr dr dr
dr dr dr
dr dr dr
dr dr dr
dr dr dr
Table A-1 (a) Machine Language Coding [General Format] (cont)
347
Downloaded from Elcodis.com electronic components distributor