Hitachi H8/500 Series - Page 375

Table A-7 Instruction Execution Cycles (6)
Table A-8 (b) Adjusted Value (Other Instructions by Addressing Modes)
Table A-8 (a) Adjusted Value (Branch Instruction)
Instruction Address Adjusted Value
BSR, JMP, JSR, RTS, RTD, RTE even 0
TRAPA, PJMP, PJSR, PRTS, PRTD odd 1
Bcc, SCB, TRAP/VS (When branches) even 0
odd 1
Instruction (Condition) Execution Cycles J + K
TRAPA Minimum mode 17
10
4
4
1
4
4
1
6
5
6
5
5
5
6
22
3
18
23
5
9
8
15
13
12
13
13
2
TRAP/VS
UNLK
PJMP
PRTS
Maximum mode
V = 0, trap not taken
V = 1, trap taken, minimum mode
V = 1, trap taken, maximum mode
@aa:24
@Rn
@aa:24
@Rn
#xx:8
#xx:16
PJSR
PRTD
6
10
I
6
4
4
4
4
4
Instruction
MOV.B #xx:8, <EA>
MOVTPE, MOVFPE
MOV.W #xx:16, <EA>
Instruction other than above
Start
address
Rn @Rn @(d:8, Rn) @(d:16, Rn) @–Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16
even
odd
even
odd
even
odd
1
1
2
0
1
0
0
0
0
0
0
0
1
1
0
2
0
1
1
1
2
0
1
0
1
1
2
0
1
0
1
1
2
0
1
0
1
1
0
2
0
1
1
1
2
0
1
0
366
Downloaded from Elcodis.com electronic components distributor