EasyManua.ls Logo

Hitachi H8/500 Series - Page 457

Hitachi H8/500 Series
459 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Appendix F Timing of Entry to and Recovery from
Hardware Standby Mode
Timing of Entry to Hardware Standby Mode
(1) To preserve RAM contents, drive the RES signal line low 10 system clock cycles before the
fall of the STBY signal.
The RES signal can rise any time after STBY goes low. The minimum necessary time from
STBY low to RES high is 0 ns.
(2) When it is not necessary to preserve RAM contents, RES need not be driven low as in (1).
Timing of Exit from Hardware Standby Mode
Drive the RES signal line low approximately 100 ns before the rise of the STBY signal.
RES
STBY
t1 t2
RES
STBY
t = 100ns tOSC
449
Downloaded from Elcodis.com electronic components distributor

Table of Contents

Related product manuals