NXP Semiconductors LPC1769 - Page 461

UM10360 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
User manual Rev. 3 — 19 December 2013 461 of 841
NXP Semiconductors
UM10360
Chapter 19: LPC176x/5x I2C0/1/2
0x98 Previously addressed
with General Call; DATA
byte has been received;
NOT ACK has been
returned.
Read data byte
or
0 0 0 0 Switched to not addressed SLV mode; no
recognition of own SLA or General Call
address.
Read data byte
or
0 0 0 1 Switched to not addressed SLV mode;
Own SLA will be recognized; General Call
address will be recognized if
I2ADR[0] = logic 1.
Read data byte
or
1 0 0 0 Switched to not addressed SLV mode; no
recognition of own SLA or General Call
address. A START condition will be
transmitted when the bus becomes free.
Read data byte 1 0 0 1 Switched to not addressed SLV mode;
Own SLA will be recognized; General Call
address will be recognized if
I2ADR[0] = logic 1. A START condition will
be transmitted when the bus becomes
free.
0xA0 A STOP condition or
repeated START
condition has been
received while still
addressed as Slave
Receiver or Slave
Transmitter.
No STDAT
action or
0 0 0 0 Switched to not addressed SLV mode; no
recognition of own SLA or General Call
address.
No STDAT
action or
0 0 0 1 Switched to not addressed SLV mode;
Own SLA will be recognized; General Call
address will be recognized if
I2ADR[0] = logic 1.
No STDAT
action or
1 0 0 0 Switched to not addressed SLV mode; no
recognition of own SLA or General Call
address. A START condition will be
transmitted when the bus becomes free.
No STDAT
action
1 0 0 1 Switched to not addressed SLV mode;
Own SLA will be recognized; General Call
address will be recognized if
I2ADR[0] = logic 1. A START condition will
be transmitted when the bus becomes
free.
Table 400. Slave Receiver mode
I2CSTAT
Status
Code
Status of the I
2
C-bus
and hardware
Application software response Next action taken by I
2
C hardware
To/From I2DAT To I2CON
STA STO SI AA