EasyManuals Logo

ST STM32WL55JC User Manual

ST STM32WL55JC
1454 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #151 background imageLoading...
Page #151 background image
RM0453 Rev 2 151/1454
RM0453 Embedded Flash memory (FLASH)
153
Bits 22:18 SBRSA[4:0]: secure “backup” SRAM2 start address
This bit is write protected when HDPAD = 0 and HDPADIS = 1.
When FSD = BRSD =0, SRAM2 is secure. SBRSA[4:0] contains the start address of the
first 1-Kbyte page of the secure backup SRAM2 area.
0x00: “backup” SRAM2 start address offset 0x0000 0000
0x01: “backup” SRAM2 start address offset 0x0000 0400
...
0x1F: “backup” SRAM2 start address offset 0x0000 7C00
Bits 17:16 Reserved, must be kept at reset value.
Bits 15:0 SBRV[15:0]: CPU2 boot reset vector
This bit can only be accessed by software when C2BOOT_LOCK = 0
Contains the word (4 bytes) aligned CPU2 boot reset start address offset within the selected
memory area by C2OPT.
0x0000: CPU2 boot address offset 0x0000 0000
0x0001: CPU2 boot address offset 0x0000 0004
...
0x1FFF: CPU2 boot address offset 0x0000 7FFC
....
0xFFFF: CPU2 boot address offset 0x0003 FFFC

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32WL55JC and is the answer not in the manual?

ST STM32WL55JC Specifications

General IconGeneral
BrandST
ModelSTM32WL55JC
CategoryMicrocontrollers
LanguageEnglish

Related product manuals