EasyManuals Logo

ST STM32WL55JC User Manual

ST STM32WL55JC
1454 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #724 background imageLoading...
Page #724 background image
Advanced-control timer (TIM1) RM0453
724/1454 RM0453 Rev 2
Figure 128. Advanced-control timer block diagram
1. The internal break event source can be:
- A clock failure event generated by CSS. For further information on the CSS, refer to Section 7.2.10: Clock security
system on HSE32 (CSS)
- A PVD output
- SRAM parity error signal
- Cortex
®
-M4 LOCKUP (Hardfault) output.
- COMPx output, x = 1,2.
MSv40115V4
U
U
U
CC1I
CC2I
Trigger
controller
+/-
Stop, clear or up/down
TI1FP1
TI2FP2
ITR[0..15]
TRGI
Output
control
DTG
TRGO
OC1REF
OC2REF
REP register
U
Repetition
counter
UI
Reset, enable, up/down, count
CK_PSC
IC1
IC2
IC2PS
IC1PS
TI1FP1
TRG
TRC
TRC
ITR
TRC
TI1F_ED
CC1I
CC2I
TI1FP2
TI2FP1
TI2FP2
TI1
TIMx_CH1
OC1
TIMx_CH1
TIMx_CH1N
OC1N
to other timers
to peripherals
Slave
controller
mode
PSC
prescaler
CNT counter
Internal clock (CK_INT)
CK_CNT
from RCC
DTG registers
Capture/Compare 1 register
Notes:
Reg
Preload registers transferred
to active registers on U event
according to control bit
Event
Interrupt & DMA output
TIMx_BKIN
Internal
sources
Auto-reload register
Capture/Compare 2 register
Prescaler
Prescaler
Output
control
Encoder
Interface
Polarity selection &
edgedetector & prescaler
Input
filter
ETRF
ETRP
ETR
TIMx_ETR
U
U
CC3I
CC4I
Output
control
DTG
OC3REF
OC4REF
IC3
IC4
IC4PS
IC3PS
TI3FP3
TRC
TRC
CC3I
CC4I
TI3FP4
TI4FP3
TI4FP4
OC3
OC4
TIMx_CH3
TIMx_CH4
TIMx_CH3N
OC3N
Capture/Compare 3 register
Capture/Compare 4 register
Prescaler
Prescaler
Output
control
DTG
OC2
TIMx_CH2
TIMx_CH2N
OC2N
OC5REF
OC5
Capture/Compare 5 register
Output
control
OC6REF
OC6
Capture/Compare 6 register
Output
control
Break and Break2 circuitry (1)
TIMx_BKIN2
ETRF
SBIF
BIF
B2IF
BRK request
BRK2 request
TI1[1..15]
TI1[0]
XOR
Input
filter &
edge
detector
Input
filter &
edge
detector
Input
filter &
edge
detector
Input
filter &
edge
detector
TIMx_CH2
TI2[1..15]
TI2[0]
TI2
TIMx_CH3
TI3[1..15]
TI3[0]
TI3
TIMx_CH4
TI4[1..15]
TI4[0]
TI4
On-chip ETR
sources

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32WL55JC and is the answer not in the manual?

ST STM32WL55JC Specifications

General IconGeneral
BrandST
ModelSTM32WL55JC
CategoryMicrocontrollers
LanguageEnglish

Related product manuals