Xilinx SelectIO 7 Series User Manual

82 www.xilinx.com 7 Series FPGAs SelectIO Resources User Guide
UG471 (v1.10) May 8, 2018
Chapter 1: SelectIO Resources
Figure 1-61 shows a sample circuit illustrating a termination technique for differential
SSTL18, SSTL15, SSTL135, or SSTL12 with bidirectional termination. In a specific circuit, all
drivers and receivers must be at the same voltage level (1.8V, 1.5V, 1.35V, or 1.2V); they are
not interchangeable. Differential SSTL18 class-I is not available for bidirectional use.
X-Ref Target - Figure 1-61
Figure 1-61: Differential SSTL18, SSTL15, SSTL135, or SSTL12 with Bidirectional Termination
Z
0
IOB
IOB
DIFF_SSTL18_II
DIFF_SSTL15(_R)
DIFF_SSTL135(_R)
DIFF_SSTL12
DIFF_SSTL18_II
DIFF_SSTL15(_R)
DIFF_SSTL135(_R)
DIFF_SSTL12
DIFF_SSTL18_II
DIFF_SSTL15(_R)
DIFF_SSTL135(_R)
DIFF_SSTL12
DIFF_SSTL18_II
DIFF_SSTL15(_R)
DIFF_SSTL135(_R)
DIFF_SSTL12
DIFF_SSTL18_II
DIFF_SSTL15(_R)
DIFF_SSTL135(_R)
DIFF_SSTL12
DIFF_SSTL18_II
DIFF_SSTL15(_R)
DIFF_SSTL135(_R)
DIFF_SSTL12
+
–
External Termination
50Ω
V
TT
=
0.9V for DIFF_SSTL18_II
0.75V for DIFF_SSTL15(_R)
0.675V for DIFF_SSTL135(_R)
0.6V for DIFF_SSTL12
V
TT
=
0.9V for DIFF_SSTL18_II
0.75V for DIFF_SSTL15(_R)
0.675V for DIFF_SSTL135(_R)
0.6V for DIFF_SSTL12
V
TT
=
0.9V for DIFF_SSTL18_II
0.75V for DIFF_SSTL15(_R)
0.675V for DIFF_SSTL135(_R)
0.6V for DIFF_SSTL12
V
TT
=
0.9V for DIFF_SSTL18_II
0.75V for DIFF_SSTL15(_R)
0.675V for DIFF_SSTL135(_R)
0.6V for DIFF_SSTL12
50Ω
ug471_c1_51_011811
Z
0
+
–
50Ω
50Ω
Send Feedback

Xilinx SelectIO 7 Series Specifications

General

Brand	Xilinx
Model	SelectIO 7 Series
Category	Computer Hardware
Language	English