EasyManuals Logo

Intel Stratix 10 User Manual

Intel Stratix 10
228 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #4 background imageLoading...
Page #4 background image
7.16.1. Loading IP Configuration Settings Process................................................137
7.16.2. Alternative Method for Setting PMA Attributes.......................................... 138
7.17. Dynamic Reconfiguration Revision History............................................................138
8. Dynamic Reconfiguration Examples............................................................................ 140
8.1. Reconfiguring the Duplex PMA Using the Reset Controller in Automatic Mode..............140
8.2. PRBS Usage Model............................................................................................. 143
8.3. PMA Error Injection............................................................................................ 146
8.4. PMA Receiver Equalization Adaptation Usage Model.................................................147
8.5. User-Defined Pattern Example............................................................................. 150
8.6. Configuring the Attenuation Value (VOD)...............................................................153
8.7. Configuring the Post Emphasis Value.................................................................... 153
8.8. Configuring pretap1 Values................................................................................154
8.9. Inverting TX Polarity for the PMA Driver................................................................ 154
8.10. Inverting RX Polarity for the PMA Driver.............................................................. 154
8.11. Configuring a PMA Parameter Tunable by the Adaptive Engine................................ 155
8.12. Configuring a PMA Parameter Using Native PHY IP................................................ 157
8.12.1. PMA Bring Up Flow Using Native PHY IP................................................... 157
8.12.2. Native PHY IP GUI Details......................................................................158
8.12.3. Loading a PMA Configuration..................................................................163
8.13. Dynamic Reconfiguration Examples Revision History..............................................163
9. Register Map .............................................................................................................. 165
9.1. PMA Register Map.............................................................................................. 165
9.1.1. PMA Capability Registers......................................................................... 165
9.1.2. PMA Control and Status Registers.............................................................166
9.1.3. PMA AVMM Registers.............................................................................. 167
9.2. PMA Attribute Codes...........................................................................................170
9.2.1. 0x0001: PMA Enable/Disable................................................................... 170
9.2.2. 0x0002: PMA PRBS Settings.................................................................... 171
9.2.3. 0x0003: Data Comparison Set Up and Start/Stop....................................... 172
9.2.4. 0x0005: TX Channel Divide By Ratio.........................................................173
9.2.5. 0x0006: RX Channel Divide By Ratio.........................................................173
9.2.6. 0x0008: Internal or Serial Loopback and Reverse Parallel Loopback Control... 174
9.2.7. 0x000A: Receiver Tuning Controls............................................................ 175
9.2.8. 0x0011: PMA TX/RX Calibration............................................................... 175
9.2.9. 0x0013: TX/RX Polarity and Gray Code Encoding........................................176
9.2.10. 0x0014: TX/RX Width Mode................................................................... 177
9.2.11. 0x0015: TX Equalization........................................................................177
9.2.12. 0x0017: Error Counter Reset................................................................. 178
9.2.13. 0x0018: Status/Debug Register..............................................................179
9.2.14. 0x0019: Status/Debug Register Next Write Field.......................................179
9.2.15. 0x001A: Status/Debug Register Next Read Field....................................... 180
9.2.16. 0x001B: TX Error Injection Signal...........................................................180
9.2.17. 0x001C: Incoming RX Data Capture........................................................180
9.2.18. 0x001E: Error Count Status................................................................... 181
9.2.19. 0x002B: RX Termination and TX Driver Tri-state Behavior.......................... 181
9.2.20. 0x0126: Read Receiver Tuning Parameters...............................................182
9.2.21. Reading and Writing PMA Analog Parameters Using Attributes.....................182
9.3. PMA Registers 0x200 to 0x203 Usage................................................................... 184
9.3.1. PMA Analog Reset.................................................................................. 186
Contents
Intel
®
Stratix
®
10 E-Tile Transceiver PHY User Guide
Send Feedback
4

Table of Contents

Other manuals for Intel Stratix 10

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Stratix 10 and is the answer not in the manual?

Intel Stratix 10 Specifications

General IconGeneral
BrandIntel
ModelStratix 10
CategoryControl Unit
LanguageEnglish

Related product manuals