EasyManuals Logo

COBHAM GR712RC User Manual

COBHAM GR712RC
224 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #53 background imageLoading...
Page #53 background image
GR712RC-UM, Jun 2017, Version 2.9 53 www.cobham.com/gaisler
GR712RC
5 Fault Tolerant Memory Controller
5.1 Overview
The combined 8/32-bit memory controller provides a bridge between external memory and the AHB
bus. The memory controller can handle four types of devices: PROM, asynchronous static RAM
(SRAM), synchronous dynamic RAM (SDRAM) and memory mapped I/O devices (IO). The PROM,
SRAM and SDRAM areas can be EDAC-protected using a (39,7) BCH code. The BCH code provides
single-error correction and double-error detection for each 32-bit memory word.
The SDRAM area can optionally also be protected using Reed-Solomon coding. In this case a 16-bit
checksum is used for each 32-bit word, and any two adjacent 4-bit (nibble) errors can be corrected.
The memory controller is configured through three configuration registers accessible via an APB bus
interface. The external data bus can be configured in 8-, or 32-bit mode, depending on application
requirements. The controller decodes three address spaces on the AHB bus (PROM, IO, and SRAM/
SDRAM). The IO area is marked as non-cacheable in the core’s AMBA plug’n’play information
record.
External chip-selects are provided for two PROM banks, one IO bank, two SRAM banks and two
SDRAM banks. Note that when the EDAC is enabled in 8-bit bus mode, only the first PROM and
SRAM banks can be used under certain circumstances, see section 5.10 for details.
The maximum PROM capacity supported is 32 MiB + 25% for EDAC checksum over 2 banks.
The maximum SRAM capacity supported is 32 MiB + 25% for EDAC checksum over 2 banks.
The maximum SDRAM capacity supported is 1 GiB + 25% or 50% for EDAC checksum over 2
banks when not using SRAM. When also using SRAM the maximum amount of supported SDRAM
is 512 MiB + 25% or 50% for EDAC checksum over 1 or 2 banks.
Figure 15 below shows how the connection to the different device types is made.
Figure 15. FTMCTRL connected to different types of memory devices
CS
OE
WE
A
D
PROM
CS
OE
WE
I/O
CS
OE
WE
SRAM
RAMSN[1:0]
RAMOEN
RAMWEN
ROMSN[1 :0]
OEN
WRITEN
IOSN
AD
FTMCTRL
ADDRESS[23:0]
DATA[31:0]
RAS
CAS
WE
SDRAM
SDRASN
SDCASN
SDWEN
DQM
SDDQM[3:0]
CSN
SDCSN[1:0]
AHBAPB
APB
AHB
CB
CB
A
D
A
D
CB
A
D
CB
CB[15:0]

Table of Contents

Other manuals for COBHAM GR712RC

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the COBHAM GR712RC and is the answer not in the manual?

COBHAM GR712RC Specifications

General IconGeneral
BrandCOBHAM
ModelGR712RC
CategoryComputer Hardware
LanguageEnglish

Related product manuals