Intel Stratix 10 User Manual

Figure 67. TX Reset Assertion Timing Waveform
tx_pma_ready
tx_reset_req
tx_reset_ack
tx_aib_reset
rsfec_reset
tx_rsfec_reset
tx_pmaif_reset
tx_transfer_ready
Min 100 ns
Min 100 ns
Figure 68 on page 110 and Figure 69 on page 111 below show how to deassert TX and
RX reset.
Figure 68. RX Reset Deassertion Timing Waveform
rx_pma_ready
rx_reset_req (1)
rx_reset_ack
rx_aib_reset
rx_transfer_ready
rx_is_lockedtodata
rx_pmaif_reset
rx_rsfec_reset
Note:
1. If you have enabled the RS-FEC block, you must assert rx_reset_req after the tx_transfer_ready output is asserted.
Min 180 µs
Min 100 ns
6. Resetting Transceiver Channels
UG-20056 | 2019.02.04
Intel
®
Stratix
®
10 E-Tile Transceiver PHY User Guide
Send Feedback
110

Intel Stratix 10 Specifications

General

Brand	Intel
Model	Stratix 10
Category	Control Unit
Language	English