EasyManua.ls Logo

Sel SEL-421 - Time and Synchronization Control Bits

Sel SEL-421
704 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
R.A.75
Date Code 20111215 Reference Manual SEL-421 Relay
Relay Word Bits
Row List
270 RTCCFGA RTC Configuration Complete, Channel A
270 RTCSEQB RTC Data In Sequence, Channel B
270 RTCSEQA RTC Data In Sequence, Channel A
271 * Reserved
271 RTCDLYB RTC Delay Exceeded, Channel B
271 RTCDLYA RTC Delay Exceeded, Channel A
271 RTCROK Valid Aligned RTC Data Available on All Enabled Channels
271 RTCROKB Valid Aligned RTC Data Available on Channel B
271 RTCROKA Valid Aligned RTC Data Available on Channel A
271 RTCENB Valid Remote Synchrophasors Received on Channel B
271 RTCENA Valid Remote Synchrophasors Received on Channel A
a
These bits are sent as part of the IEEE C37.118 format synchrophasor data frame.
Table A.50 Time and Synchronization Control Bits
a
(Sheet 1 of 2)
Row Bit Name Description
272 YEAR80 IRIG-B year information, binary-coded-decimal, add 80 if
asserted
b
272 YEAR40 IRIG-B year information, binary-coded-decimal, add 40 if
asserted
b
272 YEAR20 IRIG-B year information, binary-coded-decimal, add 20 if
asserted
b
272 YEAR10 IRIG-B year information, binary-coded-decimal, add 10 if
asserted
b
272 YEAR8 IRIG-B year information, binary-coded-decimal, add 8 if
asserted
b
272 YEAR4 IRIG-B year information, binary-coded-decimal, add 4 if
asserted
b
272 YEAR2 IRIG-B year information, binary-coded-decimal, add 2 if
asserted
b
272 YEAR1 IRIG-B year information, binary-coded-decimal, add 1 if
asserted
b
273 *
273 *
273 TUTCH Offset half-hour from UTC time, binary, add 0.5 if asserted
273 TUTC8 Offset hours from UTC time, binary, add 8 if asserted
273 TUTC4 Offset hours from UTC time, binary, add 4 if asserted
273 TUTC2 Offset hours from UTC time, binary, add 2 if asserted
273 TUTC1 Offset hours from UTC time, binary, add 1 if asserted
273 TUTCS Offset hours sign from UTC time, subtract the UTC offset if
TUTCS is asserted, add otherwise
274 DST Daylight Savings Time
274 DSTP Daylight Savings Time Pending
Table A.49 Synchrophasor Trigger SEL
OGIC Equations/RTC Synchrophasor
Status Bits
a
(Sheet 2 of 2)
Row Bit Name Description

Table of Contents

Other manuals for Sel SEL-421

Related product manuals