EasyManuals Logo
Home>Intel>Computer Hardware>Pentium 4

Intel Pentium 4 User Manual

Intel Pentium 4
371 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #275 background imageLoading...
Page #275 background image
Layout Review Checklist
R
Intel
®
Pentium
®
4 Processor / Intel
®
850 Chipset Family Platform Design Guide 275
Recommendations Reason/Impact/Documentation
Connect individual 33 MHz clock signals to
ICH2, FWH, and SIO. Trace length from
CK00 chip to series resistor should be
0–0.5 inches and from series resistor to
receiver should be Z + (4 – 6 inches). Route
singles on a single layer.
Z = 5 inches to 9 inches
This recommendation insures setup and
hold times in relation to the other clock
signals are maintained. Clock length routing
relationships, located in Section 4.4.1 of this
document, between clock signals should be
observed.
Refer to Section 4.4 and Section 4.4.2.1.
Connect individual PCI 33 MHz clock
signals to PCI slots. Trace length from
CK00 chip to series resistor should be
0 – 0.5 inches and from series resistor to
receiver should be Z + (2 – 4 inches).
Route signals on a single layer.
Z = 5 inches to 9 inches
This recommendation insures setup and
hold times in relation to the other clock
signals are maintained. Clock length routing
relationships, located in Section 4.4.1 of this
document, between clock signals should be
observed.
Refer to Section 4.4 and Section 4.4.2.1.
Connect individual 66 MHz clock signals to
ICH2 and MCH.
Trace length from CK00 to series resistor
should be 0 – 0.5 inches and from series
resistor to receiver should be
Z + (4 – 5 inches). Route signals on a
single layer.
Z = 5 inches to 9 inches.
This recommendation insures setup and
hold times in relation to the other clock
signals are maintained. Clock length routing
relationships, located in Section 4.4.1 of this
document, between clock signals should be
observed.
Refer to Section 4.4 and Section 4.4.2.
Connect 66 MHz clock signal to AGP
connector.
Trace length from the CK00 to series
resistor should be 0 – 0.5 inches and from
series resistor to receiver should be equal to
Z (5 –9 inches). Route signals on a single
layer.
This recommendation insures setup and
hold times in relation to the other clock
signals are maintained. Clock length routing
relationships, located in Section 4.4.1 of this
document, between clock signals should be
observed.
Refer to Section 4.4 and Section 4.4.2.

Table of Contents

Other manuals for Intel Pentium 4

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Pentium 4 and is the answer not in the manual?

Intel Pentium 4 Specifications

General IconGeneral
BrandIntel
ModelPentium 4
CategoryComputer Hardware
LanguageEnglish

Related product manuals