Hitachi SH7032 - Contention between TCNT Byte Write and Increment

292
10.6.3 Contention between TCNT Byte Write and Increment
If an increment pulse occurs in the T2 state or T3 state of a TCNT byte write cycle, counter
writing takes priority and the byte data on the side that was previously written is not incremented.
The TCNT byte data that was not written is also not incremented and retains its previous value.
The timing is shown in figure 10.60 (which shows an increment during state T2 of a byte write
cycle to TCNTH).
T1
T3T2
CK
Address
Internal write signal
TCNT input clock
TCNTH
TCNTH byte write cycle by CPU
TCNTH address
N
M
TCNT write data
X
X + 1
X
TCNTL
Figure 10.60 Contention between TCNT Byte Write and Increment