Hitachi SH7032 - Input;Output Pins; Register Configuration

351
13.1.3 Input/Output Pins
Table 13.1 summarizes the SCI pins by channel.
Table 13.1 SCI Pins
Channel Pin Name Abbreviation Input/Output Function
0 Serial clock pin SCK0 Input/output SCI0 clock input/output
Receive data pin RxD0 Input SCI0 receive data input
Transmit data pin TxD0 Output SCI0 transmit data output
1 Serial clock pin SCK1 Input/output SCI1 clock input/output
Receive data pin RxD1 Input SCI1 receive data input
Transmit data pin TxD1 Output SCI1 transmit data output
13.1.4 Register Configuration
Table 13.2 summarizes the SCI internal registers. These registers select the communication mode
(asynchronous or synchronous), specify the data format and bit rate, and control the transmitter
and receiver sections.