Hitachi SH7032 - Resets; Reset Types

56
Table 4.3 Calculation of Exception Vector Table Addresses
Exception Source Calculation of Vector Table Address
Reset (Vector table address) = (vector table address offset) =
(vector number) × 4
Address error, interrupt, instructions (Vector table address) = VBR + (vector table address
offset) = VBR + (vector number) × 4
Note: VBR: Vector base register. For vector table address offsets and vector numbers, see table
4.2.
4.2 Resets
4.2.1 Reset Types
A reset is the highest-priority exception. There are two types of reset: power-on reset and manual
reset. As table 4.4 shows, a power-on reset initializes the internal state of the CPU and all registers
of the on-chip supporting modules. A manual reset initializes the internal state of the CPU and all
registers of the on-chip supporting modules except the bus state controller (BSC), pin function
controller (PFC), and I/O ports (I/O).
Table 4.4 Reset Types
Transition Conditions Internal State
Reset NMI RES CPU On-Chip Supporting Modules
Power-on Reset High Low Initialized Initialized
Manual Reset Low Low Initialized All initialized except BSC, PFC, and I/O