Hitachi SH7032 - Section 15 Pin Function Controller (PFC); Overview

425
Section 15 Pin Function Controller (PFC)
15.1 Overview
The pin function controller (PFC) is composed of registers for selecting the function of
multiplexed pins and the direction of input/output. The pin function and input/output direction can
be selected for each pin individually without regard to the operating mode of the chip. Table 15.1
lists the multiplexed pins.
Table 15.1 List of Multiplexed Pins
Port
Function 1
(Related Module)
Function 2
(Related Module)
Function 3
(Related Module)
Function 4
(Related Module)
Pin No.
(FP-112)
Pin No.
(TFP-120)
A PA15 I/O (port) IRQ3 input (INTC) DREQ1 input
(DMAC)
—6974
A PA14 I/O (port) IRQ2 input (INTC) DACK1 output (DMAC) — 68
*
3
73
*
3
A PA13 I/O (port) IRQ1 input (INTC) TCLKB input (ITU) DREQ0 input (DMAC) 67 72
A PA12 I/O (port) IRQ0 input (INTC) TCLKA input (ITU) DACK0 output (DMAC) 66
*
3
71
*
3
A PA11 I/O (port) DPH I/O (D bus) TIOCB1 I/O (ITU) — 65 70
A PA10 I/O (port) DPL I/O (D bus) TIOCA1 I/O (ITU) — 64 69
A PA9 I/O (port) AH output (BSC) ADTRG input (A/D) IRQOUT output (INTC) 63 68
A PA8 I/O (port) BREQ input (system) — — 62 67
A PA7 I/O (port) BACK output (system) — — 60 65
A PA6 I/O (port) RD output (BSC) — — 59 64
A PA5 I/O (port) WRH output (BSC)
(LBS output (BSC))
*
1
——5863
A PA4 I/O (port) WRL output (BSC)
(WR output (BSC))
*
1
——5762
A PA3 I/O (port) CS7 output (BSC) WAIT input (BSC) — 56 59
A PA2 I/O (port) CS6 output (BSC) TIOCB0 I/O (ITU) — 55 58
A PA1 I/O (port) CS5 output (BSC) RAS output (BSC) — 54 57
A PA0 I/O (port) CS4 output (BSC) TIOCA0 I/O (ITU) — 53 56