Hitachi SH7032 - Page 338

303
Table 10.20 ITU Operating Modes (Channel 2)
Register Setting
TSNC TMDR TFCR TOCR TIOR2 TCR2
Operating
Mode Sync MDF FDIR PWM
Comp
PWM
Reset
Sync
PWM Buffer
Output
Level
Select IOA IOB
Clear
Select
Clock
Select
Synch-
ronized
preset
SYNC2
= 1
——√ ——— — √√ √√
PWM √ — — PWM2
= 1
——— — — √
*
√√
Output
compare A
function
√ — — PWM2
= 0
— — — — IOA2 = 0,
others:
don’t care
√√√
Output
compare B
function
√ ——√ ——— — √ IOB2 = 0,
others:
don’t care
√√
Input
capture A
function
√ — — PWM2
= 0
— — — — IOA2 = 1,
others:
don’t care
√√√
Input
capture B
function
√ — — PWM2
= 0
——— — √ IOB2 = 1,
others:
don’t care
√√
Counter Clear Function
Clear at
compare
match/
input
capture A
√ ——√ ——— — √√ CCLR1
= 0
CCLR0
= 1
√
Clear at
compare
match/
input
capture B
√ ——√ ——— — √√ CCLR1
= 1
CCLR0
= 0
√
Synch-
ronized
clear
SYNC2
= 1
——√ ——— — √√ CCLR1
= 1
CCLR0
= 1
√
Phase
counting
√ MDF
= 1
√√ ——— — √√ √—
√: Settable, —: Setting does not affect current mode
Note: * In PWM mode, the input capture function cannot be used. When compare match A and
compare match B occur simultaneously, the compare match signal is inhibited.