Intel 8253 - Figure 5-4 Pipelined Cycles with Wait States

Intel387
TM
SX MATH COPROCESSOR
240225–10
NOTE:
1. Cycles between operand write to the Math CoProcessor and storing result.
Figure 5-4. Pipelined Cycles with Wait States
31
31