Lattice Semiconductor CertusPro-NX Usage Guide

CertusPro-NX SerDes/PCS Usage Guide
Preliminary Technical Note
12 © 2020-2021 Lattice Semiconductor FPGA-TN-02245-0.81
All rights reserved. CONFIDENTIAL
Vocabulary
Definition
I/F
Interface
JIIA
Japan Industrial Imaging Association
JTAG
Joint Test Action Group
L2
A low power state inside PCIe LTSSM
LF
Low Frequency
LMMI
Lattice Memory Mapped Interface
LOS
Loss of Signal
LSByte/LSB
Last Significant Byte
LTSSM
Link Training and Status State Machine
LVDS
Low-Voltage Differential Signaling
MAC
Media Access Control
MPCS
Multi-protocol Physical Coding Sublayer
MSByte/MSB
Most Significant Byte
NL
Number of Lane
OOB
Out Of Band
PC
Personal Computer
PCI
Peripheral Component Interconnect
PCIe / PCI-E
PCI Express
PCS
Physical Coding Sublayer
PFD
Phase Frequency Detector
PMD
Physical Medium Dependent
PIPE
PHY Interface for PCI Express
PISO
Parallel In Serial Out
PLL
Phase Locked Loop
PMA
Physical Media Attachment
PPM
Parts Per Million
PRBS
Pseudo Random Bit Sequence
PRD
Pseudo Random Data
QSGMII
Quad Serial Gigabit Media Independent Interface
RBR
Reduced Bit Rate
RC
Root Complex
RS
Reconciliation Sublayer
Rx
Receiver
RxDP
Receiver Data Positive pin
RxDN
Receiver Data Negative pin
RXAUI
Reduced 10 Gigabit Attachment Unit Interface
SATA
Serial Advanced Technology Attachment
SDR
Single Data Rate
SerDes
Serializer/Deserializer
SIPO
Serial In Parallel Out
SGMII
Serial Gigabit Media Independent Interface
SKP
SKIP order sets defined by PCI Express
SLVS-EC
Scalable Low Voltage Signaling with Embedded Clock
SRIO
Serial Rapid IO
SSC
Spread Spectrum Clocking
SATA
Serial ATA
Sync
Synchronous
Tx
Transmitter

Lattice Semiconductor CertusPro-NX Specifications

General

Brand	Lattice Semiconductor
Model	CertusPro-NX
Category	Computer Hardware
Language	English