EasyManuals Logo

Lattice Semiconductor CertusPro-NX Usage Guide

Default Icon
171 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #153 background imageLoading...
Page #153 background image
CertusPro-NX SerDes/PCS Usage Guide
Preliminary Technical Note
FPGA-TN-02245-0.81 © 2020-2021 Lattice Semiconductor 153
All rights reserved. CONFIDENTIAL
Table A. 128. MPCS BIST Control 1 [rege2]
Field
Name
Access
Width
Reset
Description
[7:6]
bist_ch_sel
RW
2
2’b0
BIST Channel Selector. Specifies the selected BIST Channel.
2’b11 – MPCS channel_3.
2’b10 – MPCS channel_2.
2’b01 – MPCS channel_1.
2’b00 – MPCS channel_0.
[5:4]
bist_res_sel
RW
2
2’b0
BIST Resolution selector. Specifies the selected BIST
resolution.
2’b11 – Less than 128 errors.
2’b10 – Less than 16 errors.
2’b01 – Less than 2 errors.
2’b00 – No error.
[3:2]
bist_time_sel
RW
2
2’b0
BIST Time selector. Specifies the selected BIST Time.
2’b11 – 100k cycles.
2’b10 – 5e+6 cycles.
2’b01 – 5e+9 cycles.
2’b00 – 5e+8 cycles.
[1:0]
bist_sync_head_reg
RW
2
2’b0
BIST Sync Header Selector. Specifies the selected BIST sync
header counter selection.
2’b11 – 24
2’b10 – 14
2’b01 – 8
2’b00 – 5
Table A. 129. User Defined BIST Constant 1 Byte_0 [rege3]
Field
Name
Access
Width
Reset
Description
[7:0]
udbc[17:10]
RW
8
8’h0
User-defined BIST Constant 1 Byte_0 register reflects the
lower 8 bits of the 10b User-defined BIST Constant value
pattern 1.
Table A. 130. User Defined BIST Constant 1 Byte_1 [rege4]
Field
Name
Access
Width
Reset
Description
[7:0]
udbc[7:0]
RW
8
8’h0
User-defined BIST Constant 1 Byte_1 register reflects the
lower 8 bits of the 10b User-defined BIST Constant value
pattern 1.
Table A. 131. User Defined BIST Constant 1 MSByte [rege5]
Field
Name
Access
Width
Reset
Description
[7:4]
reserved
RSVD
4
4’h0
—
[3:2]
udbc[19:18]
RW
2
2’h0
User-defined BIST Constant 1 Byte_0 register reflects the
lower 8 bits of the 10b User-defined BIST Constant value
pattern 1.
[1:0]
udbc[9: 8]
RW
2
2’h0
User-defined BIST Constant 1 Byte_0 register reflects the
lower 8 bits of the 10b User-defined BIST Constant value
pattern 1.

Table of Contents

Other manuals for Lattice Semiconductor CertusPro-NX

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Lattice Semiconductor CertusPro-NX and is the answer not in the manual?

Lattice Semiconductor CertusPro-NX Specifications

General IconGeneral
BrandLattice Semiconductor
ModelCertusPro-NX
CategoryComputer Hardware
LanguageEnglish