EasyManuals Logo

Lattice Semiconductor CertusPro-NX Usage Guide

Default Icon
171 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #154 background imageLoading...
Page #154 background image
CertusPro-NX SerDes/PCS Usage Guide
Preliminary Technical Note
154 © 2020-2021 Lattice Semiconductor FPGA-TN-02245-0.81
All rights reserved. CONFIDENTIAL
Table A. 132. User Defined BIST Constant 2 Byte_0 [rege6]
Field
Name
Access
Width
Reset
Description
[7:0]
udbc2[17:10]
RW
8
8’h0
User-defined BIST Constant 1 Byte_0 register reflects the
lower 8 bits of the 10b User-defined BIST Constant value
pattern 1.
Table A. 133. User Defined BIST Constant 2 Byte_1 [rege7]
Field
Name
Access
Width
Reset
Description
[7:0]
udbc2[7:0]
RW
8
8’h0
User-defined BIST Constant 1 Byte_1 register reflects the
lower 8 bits of the 10b User-defined BIST Constant value
pattern 1.
Table A. 134. User Defined BIST Constant 2 MSB [rege8]
Field
Name
Access
Width
Reset
Description
[7:4]
reserved
RSVD
4
4’h0
[3:2]
udbc[19:18]
RW
2
2’h0
User-defined BIST Constant 1 Byte_0 register reflects the
lower 8 bits of the 10b User-defined BIST Constant value
pattern 1.
[1:0]
udbc[9: 8]
RW
2
2’h0
User-defined BIST Constant 1 Byte_0 register reflects the
lower 8 bits of the 10b User-defined BIST Constant value
pattern 1.
Table A. 135. BIST Status 0 [rege9]
Field
Name
Access
Width
Reset
Description
[7:3]
bist_err_cnt[11:8]
RO
5
5’h0
BIST Error Count. Specifies the BIST error count.
[2]
bist_ok
RO
1
1’h0
BIST mode. Specifies the BIST mode to be used.
1’b1 – No error for bist_res_sel = 0; Less than 2 errors
for bist_res_sel = 1; Less than 16 errors for bist_rel_sel
= 2 and less than 128 errors for bist_res_rel = 3
1’b0 – BIST is timed out or not started.
[1]
bist_done
RO
1
1’h0
BIST Done. Specifies the status of BIST timer.
1’b1 – BIST timer expires.
1’b0 – BIST is ongoing or not started.
[0]
bist_time_out
RO
1
1’h0
BIST Time Out. Specifies the BIST timeout status.
1’b1 – BIST is timed out, but it is still in “sync header
detection” stage.
1’b0 – BIST is ongoing or not started.
Table A. 136. BIST Status 1 [regea]
Field
Name
Access
Width
Reset
Description
[7:0]
bist_err_cnt[7:0]
RO
8
8’h0
BIST Status 1 register reflects the BIST error count.

Table of Contents

Other manuals for Lattice Semiconductor CertusPro-NX

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Lattice Semiconductor CertusPro-NX and is the answer not in the manual?

Lattice Semiconductor CertusPro-NX Specifications

General IconGeneral
BrandLattice Semiconductor
ModelCertusPro-NX
CategoryComputer Hardware
LanguageEnglish