CertusPro-NX SerDes/PCS Usage Guide
Preliminary Technical Note
128 © 2020-2021 Lattice Semiconductor FPGA-TN-02245-0.81
All rights reserved. CONFIDENTIAL
calibration sequence after power-up and PHY reset
de-assertion.
1’b1 – completed.
1’b0 – not yet.
Defines Rx CTLE calibration has reached a minimum or
maximum value.
1’b1 – reached.
1’b0 – not yet reached.
Defines if Schmitt offset calibration has reached a
minimum or maximum value.
1’b1 – reached.
1’b0 – not yet reached.
Defines Rx Offset Dp calibration has reached a minimum
or maximum value.
1’b1 – reached.
1’b0 – not yet reached.
Defines Rx Offset Dm calibration has reached a minimum
or maximum value.
1’b1 – reached.
1’b0 – not yet reached.
Defines Rx Offset Error Sampler calibration has reached a
minimum or maximum value.
1’b1 – reached.
1’b0 – not yet reached.
Defines Rx Offset T calibration has reached a minimum or
maximum value.
1’b1 – reached.
1’b0 – not yet reached.
Table A. 20. PRBS Control Register [reg64]
PRBS pattern checker control.
1’b1 – enabled.
1’b0 – disabled.
Defines the type of PRBS pattern which is applied.
2’b11 – PRBS31
2’b10 – PRBS23
2’b01 – PRBS11
2’b00 – PRBS7
Near-End loopback (serial loopback from Tx back to Rx)
control.
1’b1 – the PMA is put in Near-End loopback.
1’b0 – the PMA is not put in Near-End loopback.
PRBS pattern transmission control.
1’b1 – starts the PRBS pattern transmission.
1’b0 – not start the PRBS pattern transmission.
Note: This register can be reprogrammed any time but has functional impact on the functionality as it can configure the SerDes in
loopback or generate the PRBS pattern.
To Next Page
Loading...
Need help?
General