EasyManuals Logo

Lattice Semiconductor CertusPro-NX Usage Guide

Default Icon
171 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #145 background imageLoading...
Page #145 background image
CertusPro-NX SerDes/PCS Usage Guide
Preliminary Technical Note
FPGA-TN-02245-0.81 © 2020-2021 Lattice Semiconductor 145
All rights reserved. CONFIDENTIAL
Table A. 83. Elastic FIFO Low Water Line [reg63]
Field
Name
Access
Width
Reset
Description
[7:5]
reserved
RSVD
3
—
—
[4:0]
low_water_line
RW
5
5’b01010
Specifies the Clock Compensation FIFO low water line.
Mean is 5’b10000.
Table A. 84. Primary SKIP Pattern Byte 0 [reg64]
Field
Name
Access
Width
Reset
Description
[7:0]
pri_skip_byte0[7:0]
RW
8
8’h7c
Primary SKIP Pattern Byte 0.
Table A. 85. Primary SKIP Pattern Byte 1 [reg65]
Field
Name
Access
Width
Reset
Description
[7:0]
pri_skip_byte1[7:0]
RW
8
8’h0
Primary SKIP Pattern Byte 1.
Table A. 86. Primary SKIP Pattern Byte 2 [reg66]
Field
Name
Access
Width
Reset
Description
[7:0]
pri_skip_byte2[7:0]
RW
8
8’h0
Primary SKIP Pattern Byte 2.
Table A. 87. Primary SKIP Pattern Byte 3 [reg67]
Field
Name
Access
Width
Reset
Description
[7:0]
pri_skip_byte3[7:0]
RW
8
8’h0
Primary SKIP Pattern Byte 3.
Table A. 88. Primary SKIP Pattern MSB [reg68]
Field
Name
Access
Width
Reset
Description
[7:6]
pri_skip_byte3[9:8]
RW
2
2’h0
Primary SKIP Pattern MSB Register reflects the bits 9 to 8
of Primary SKIP Pattern byte 3 to 0.
[5:4]
pri_skip_byte2[9:8]
RW
2
2’h0
[3:2]
pri_skip_byte1[9:8]
RW
2
2’h0
[1:0]
pri_skip_byte0[9:8]
RW
2
2’h1
Table A. 89. Secondary SKIP Pattern Byte 0 [reg69]
Field
Name
Access
Width
Reset
Description
[7:0]
sec_laptn_byte0[7:0]
RW
8
8’h7c
Secondary SKIP Pattern Byte 0.
Table A. 90. Secondary SKIP Pattern Byte 1 [reg6a]
Field
Name
Access
Width
Reset
Description
[7:0]
sec_laptn_byte1[7:0]
RW
8
8’h0
Secondary SKIP Pattern Byte 1.
Table A. 91. Secondary SKIP Pattern Byte 2 [reg6b]
Field
Name
Access
Width
Reset
Description
[7:0]
sec_laptn_byte2[7:0]
RW
8
8’h0
Secondary SKIP Pattern Byte 2.
Table A. 92. Secondary SKIP Pattern Byte 3 [reg6c]
Field
Name
Access
Width
Reset
Description
[7:0]
sec_laptn_byte3[7:0]
RW
8
8’h0
Secondary SKIP Pattern Byte 3.

Table of Contents

Other manuals for Lattice Semiconductor CertusPro-NX

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Lattice Semiconductor CertusPro-NX and is the answer not in the manual?

Lattice Semiconductor CertusPro-NX Specifications

General IconGeneral
BrandLattice Semiconductor
ModelCertusPro-NX
CategoryComputer Hardware
LanguageEnglish