Lattice Semiconductor CertusPro-NX - Figure 5.9. PIPE Mode; Figure 5.10. MPCS Mode

CertusPro-NX SerDes/PCS Usage Guide
Preliminary Technical Note
26 © 2020-2021 Lattice Semiconductor FPGA-TN-02245-0.81
All rights reserved. CONFIDENTIAL
PCI Express Link Layer (x1 + x4)
MPCS x4
LMM I PIPE
LMMI MPCS EPCS
FPGA Core
PCI Express PCS
PMA Controller
PMA (SERDES)
Channel 0
Rx CDR
Tx PLL
PMA (SERDES)
Channel 1
Rx CDR
Tx PLL
PMA (SERDES)
Channel 2
Rx CDR
Tx PLL
PMA (SERDES)
Channel 3
Rx CDR
Tx PLL
Figure 5.9. PIPE Mode
For MPCS mode, the MPCS interface and LMMI interface are accessible (Figure 5.10).
PCI Express Link Layer (x1 + x4)
MPCS x4
LMMI TLP
UCFG
LMMI MPCS EPCS
FPGA Core
PCI Express PCS
PMA Controller
PMA (SERDES)
Channel 0
Rx CDR
Tx PLL
PMA (SERDES)
Channel 1
Rx CDR
Tx PLL
PMA (SERDES)
Channel 2
Rx CDR
Tx PLL
PMA (SERDES)
Channel 3
Rx CDR
Tx PLL
Figure 5.10. MPCS Mode
For PMA only mode, the EPCS interface and LMMI interface are accessible (Figure 5.11).