ARTERY AT32F421C8T7 - User Manual

Need help?

Do you have a question about the ARTERY AT32F421C8T7 and is the answer not in the manual?

Overview

Function Description
Important Technical Specifications
Usage Features
Maintenance Features

The AT32F421 series microcontrollers are based on the ARM®-based 32-bit Cortex®-M4F CPU, designed for a wide range of embedded applications requiring efficient processing and robust peripheral integration. This series offers a balance of performance, power efficiency, and a comprehensive set of features, making it suitable for various industrial and consumer electronics.

Function Description:

The core of the AT32F421 is an ARM®32-bit Cortex®-M4F CPU, capable of running at a maximum frequency of 120 MHz. This processor includes a Memory Protection Unit (MPU), single-cycle multiplication, and hardware division, along with DSP instructions, enhancing its capability for signal processing tasks.

The device integrates a flexible memory architecture, including 16 to 64 KBytes of internal Flash memory. A 4 KBytes boot code area can function as a Bootloader or general instruction/data memory, configurable once. A unique "sLib" feature allows a configurable part of the main Flash to be set as a secured library area, where code is executable but non-readable, offering intellectual property protection. The device also includes 8 to 16 KBytes of SRAM for data storage.

Clock management is comprehensive, with a 2.4 V to 3.6 V application supply and I/Os. It features a Power-on Reset (POR), Low-Voltage Reset (LVR), and a Power Voltage Monitor (PVM) for robust power management. Clock sources include a 4 to 25 MHz external crystal (HEXT), an internal 8 MHz factory-trimmed clock (HICK) with 1% accuracy at 25°C (2% from -40 to +105°C), an internal 40 kHz RC oscillator, and a 32 kHz crystal oscillator (LEXT).

For power saving, the AT32F421 supports Sleep, Deepsleep, and Standby modes, allowing applications to optimize power consumption based on operational needs.

Analog capabilities are provided by a 1 x 12-bit A/D converter with up to 15 input channels, supporting a conversion range from 0 V to 3.6 V. It also includes 1 x Comparator (COMP) with 5 external input channels and 1 internal reference voltage channel, and 2 operational amplifiers (OPA).

The device features a 5-channel DMA controller, supporting peripherals such as timers, ADC, I2S, SPI, I2C, and USART, offloading the CPU for efficient data transfers.

Communication interfaces are extensive, including 2 x I2C interfaces (with SMBus/PMBus support), 2 x USARTs/UARTs (supporting ISO7816, LIN, IrDA, and modem control), and 2 x SPIs (both with multiplexed I2S interface). An infrared transmitter (IRTMR) is also integrated.

Timing functions are robust, with up to 10 Timers (TMR). This includes 1 x 16-bit 7-channel advanced timer (with 6-channel PWM output, dead-time generator, and emergency stop), 5 x 16-bit timers (each with 4 IC/OC/PWM or pulse counter and encoder input), 1 x 16-bit basic timer, 2 x Watchdog timers (WDT and WWDT), and a SysTick timer with a 24-bit downcounter. An Enhanced Real-Time Clock (ERTC) provides precise timekeeping.

For data integrity, a CRC Calculation Unit is included. Each device also has a unique 96-bit ID (UID).

Important Technical Specifications:

CPU: ARM®32-bit Cortex®-M4F, up to 120 MHz.
Flash Memory: 16 to 64 KBytes, with 4 KBytes boot code area and sLib support.
SRAM: 8 to 16 KBytes.
Operating Voltage: 2.4 V to 3.6 V.
Temperature Range: -40°C to +105°C.
Analog-to-Digital Converter (ADC): 1 x 12-bit, up to 15 channels, 0 V to 3.6 V range.
Comparators (COMP): 1, with 5 external and 1 internal reference input.
Operational Amplifiers (OPA): 2.
DMA: 5-channel controller.
Timers: 1 advanced, 5 general-purpose, 1 basic, 2 watchdog, 1 SysTick, 1 ERTC.
Communication Interfaces: 2x I2C, 2x USART/UART, 2x SPI (with I2S), 1x IRTMR.
GPIOs: Up to 39 fast GPIOs, 5V-tolerant.
Debug: Serial Wire Debug (SWD) and JTAG.
Packages: LQFP48 (7x7mm), LQFP32 (7x7mm), QFN32 (5x5mm), QFN32 (4x4mm), QFN28 (4x4mm), TSSOP20 (6.5x4.4mm).

Usage Features:

The AT32F421 is designed for flexibility and ease of use in embedded systems. Its extensive set of peripherals allows for diverse applications without requiring many external components.

Flexible I/O Configuration: Up to 39 fast GPIOs are available, all mappable to external interrupt vectors and almost 5V-tolerant, simplifying interfacing with various external components.
Power Saving Modes: Sleep, Deepsleep, and Standby modes enable developers to manage power consumption effectively, crucial for battery-powered devices.
Real-Time Capabilities: The ERTC provides accurate timekeeping, essential for logging, scheduling, and other time-sensitive applications.
Enhanced Communication: Multiple communication interfaces (I2C, USART, SPI) with various protocols (SMBus, PMBus, ISO7816, LIN, IrDA, I2S) ensure broad connectivity options.
Advanced Timing: A wide array of timers, including advanced and general-purpose types, supports complex timing, PWM generation, and motor control applications.
Analog Signal Processing: Integrated ADC, comparators, and operational amplifiers facilitate analog signal acquisition and conditioning.
Bootloader Support: The dedicated boot code area simplifies firmware updates via USART1 or USART2.
Security Library (sLib): This feature allows sensitive code to be protected within the Flash memory, enhancing intellectual property security for solution providers.

Maintenance Features:

Debug Mode: Supports Serial Wire Debug (SWD) and JTAG, offering comprehensive debugging capabilities for development and troubleshooting. The debug connection can be maintained even in low-power modes by configuring specific DEBUG register bits.
Reset Mechanisms: Multiple reset sources (NRST pin, WDT, WWDT, CPU software reset, low-power management reset) ensure system recovery and stability.
Clock Fail Detector (CFD): Monitors the HEXT clock and can switch to the HICK clock upon failure, generating an NMI interrupt for software intervention and system stability.
Automatic Frequency Switch: Ensures a smooth and stable transition between clock sources, improving system reliability during clock changes.
Flash Memory Protection: Includes access and erase/program protection mechanisms to prevent inadvertent data corruption or unauthorized access.
CRC Calculation Unit: Provides hardware-supported CRC checks for verifying code integrity, useful for detecting memory corruption or unauthorized modifications.
Unique Device ID (UID): A 96-bit unique ID can be used for serial numbering or as part of security keys, aiding in device tracking and authentication.