CertusPro-NX SerDes/PCS Usage Guide
Preliminary Technical Note
120 © 2020-2021 Lattice Semiconductor FPGA-TN-02245-0.81
All rights reserved. CONFIDENTIAL
MPCS Foundational IP Port –
MPCS/EPCS
MPCS Foundational IP Port – PIPE
CH[3:0]_PIPE_RXEQ_DIR_PCS_RX_FIFO_ST
pipe_rxeq_dir_pcs_rx_fifo_st_o
CH[3:0]_ PIPE_LOCAL_GET_TX_COEF_VLD
pipe_local_get_tx_coef_vld_o
CH[3:0]_PIPE_WIDTH_2G5_LL
CH[3:0]_PIPE_WIDTH_5G0_LL
CH[3:0]_PIPE_WIDTH_8G0_LL
CH[3:0]_PIPE_POWER_DOWN_LL
CH[3:0]_PIPE_TX_DETECT_RX_LOOPBACK_LL
pipe_tx_detect_rx_loopback_LL_i
CH[3:0]_PIPE_RX_EQ_EVAL_LL
CH[3:0]_PIPE_INVALID_REQUEST_LL
pipe_invalid_request_LL_i
CH[3:0]_PIPE_RX_EQ_EVAL_FEEDBACK_FOM_LL
pipe_rx_eq_eval_feedback_fom_LL_o
CH[3:0]_PIPE_RX_EQ_EVAL_FEEDBACK_DIR_LL
pipe_rx_eq_eval_feedback_dir_LL_o
CH[3:0]_PIPE_RX_PRESET_HINT_ENABLE_LL
CH[3:0]_PIPE_RX_PRESET_HINT_LL
CH[3:0]_PIPE_PHY_STATUS_LL
CH[3:0]_PIPE_RX_POLARITY_LL
CH[3:0]_PIPE_RX_ELEC_IDLE_LL
CH[3:0]_PIPE_RX_CLKREQ_N_LL
CH[3:0]_PIPE_TX_CLKREQ_N_LL
CH[3:0]_PIPE_TX_CM_DISABLE_LL
CH[3:0]_PIPE_RX_EI_DISABLE_LL
CH[3:0]_PIPE_TX_MARGIN_LL
CH[3:0]_PIPE_TX_DEEMPH_LL
CH[3:0]_PIPE_TX_DEEMPH_WINDOW_LL
CH[3:0]_PIPE_LOCAL_GET_PRESET_COEF_LL
pipe_local_get_preset_coef_LL_i
CH[3:0]_PIPE_LOCAL_GET_PRESET_INDEX_LL
pipe_local_get_preset_index_LL_i
CH[3:0]_PIPE_LOCAL_GET_TX_COEF_VALID_LL
pipe_local_get_tx_coef_valid_LL_o
CH[3:0]_PIPE_LOCAL_GET_TX_PRESET_COEF_LL
pipe_local_get_tx_preset_coef_LL_o
CH[3:0]_PIPE_REMOTE_FS_LL
CH[3:0]_PIPE_REMOTE_LF_LL
CH[3:0]_PIPE_REMOTE_EQ_RX_DEEMPH_LL
CH[3:0]_PIPE_REMOTE_EQ_RX_PRESET_LL
CH[3:0]_PIPE_TX_DATA_ENABLE_LL
CH[3:0]_PIPE_TX_DATA_VALID_LL
CH[3:0]_PIPE_TX_START_BLOCK_LL
CH[3:0]_PIPE_TX_SYNC_HEADER_LL
CH[3:0]_PIPE_TX_COMPLIANCE_LL