Lattice Semiconductor CertusPro-NX Usage Guide

CertusPro-NX SerDes/PCS Usage Guide
Preliminary Technical Note
28 © 2020-2021 Lattice Semiconductor FPGA-TN-02245-0.81
All rights reserved. CONFIDENTIAL
Port Name
I/O
Width
Description
Tx/Rx FIFO Signals
mpcs_tx_ch_din_i
In
80*NL
For the signal mapping of this port, refer to Table 5.12.
mpcs_tx_fifo_st_o
Out
4*NL
For the signal mapping of this port, refer to Table 5.12.
mpcs_rx_ch_dout_o
Out
80*NL
For the signal mapping of this port, refer to Table 5.12.
mpcs_rx_fifo_st_o
Out
4*NL
For the signal mapping of this port, refer to Table 5.12.
Elastic Buffer Signals (8B/10B PCS)
mpcs_ebuf_empty_o
Out
NL
Elastic Buffer Empty output port.
1’b1 – the frequency compensation buffer, Elastic Buffer, is
empty.
1’b0 – the frequency compensation buffer, Elastic Buffer, is
not empty.
mpcs_ebuf_full_o
Out
NL
Elastic Buffer Full output port.
1’b1 – the frequency compensation buffer, Elastic Buffer, is
full.
1’b0 – the frequency compensation buffer, Elastic Buffer, is
not full.
mpcs_anxmit_i
In
NL
In GigE application case, the high level of this signal indicates
the current state is GigE Auto-negotiation. In this state, replace
/C1/, /C2/ with /I2/ ordered sets periodically so that the
following stage (CTC) gets opportunity to perform clock
frequency compensation.
Word Aligner Signals (8B/10B PCS)
mpcs_walign_en_i
In
NL
Word alignment enabling input port. This function is useful, if
the automatic synchronization is not enabled. The rising edge of
this signal triggers the word alignment operation.
mpcs_get_lsync_o
Out
NL
Link Synchronization output port.
1’b1 – link synchronization is acquired.
1’b0 – loss of link synchronization.
Lane-to-Lane Deskew Signals (8B/10B PCS)
mpcs_rx_get_lalign_o
Out
NL
Receive Lane align output port.
1’b1 – alignment acquired.
1’b0 – loss of alignment.
mpcs_rx_deskew_en_i
In
NL
Receive Deskew enable port. The rising edge of this signal
triggers the lane-to-lane deskew operation.
BER Monitor (64B/66B PCS)
mpcs_rx_hi_ber_o
Out
NL
The high level of this signal indicates the high bit error ratio is
indicated.
Block Aligner (64B/66B PCS)
mpcs_rx_blk_lock_o
Out
NL
The high level of this signal indicates the block lock is achieved.
PMA Control and Status Signals
mpcs_pwrdn_i
In
2*NL
This signal is used to put PMA in powerdown mode. This signal
has only three states. This signal is required to be clocked on
mpcs_clkin_i.
2’b11 – deep low-power state.
2’b10 – low-power state.
2’b00 – operational state.
mpcs_txhiz_i
In
NL
This signal is used to load Electrical Idle III in the Tx driver of the
PMA macro.
mpcs_rxidle_o
Out
NL
This port is used to signal the Electrical Idle condition detected
by the PMA control logic. This signal is driven by mpcs_clkin_i.
mpcs_rxerr_i
In
NL
This signal is used to report to PMA control logic that error data
is detected by the PCS logic. Asserting this signal leads CDR PLL

Lattice Semiconductor CertusPro-NX Specifications

General

Brand	Lattice Semiconductor
Model	CertusPro-NX
Category	Computer Hardware
Language	English