LeCroy SDA - Page 362

Common Clock Bus Characteristics (Refer to Figure)
• During every period of BCLK, 1 bit is sent or there's an idle state meaning high voltage on the
signal.
• BCLK is a differential signal.
Common Clock Bus Timing Diagram © Intel Corporation
362 SDA-OM-E Rev H