EasyManuals Logo

Texas Instruments TMS320C6455 User Manual

Texas Instruments TMS320C6455
257 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #12 background imageLoading...
Page #12 background image
TMS320C6455
SPRS276M MAY 2005REVISED MARCH 2012
www.ti.com
Table 2-2. C6455 Memory Map Summary (continued)
MEMORY BLOCK DESCRIPTION BLOCK SIZE (BYTES) HEX ADDRESS RANGE
EMAC Descriptor Memory 8K 02C8 2000 - 02C8 3FFF
Reserved 496K 02C8 4000 - 02CF FFFF
RapidIO Control Registers 256K 02D0 0000 - 02D3 FFFF
Reserved 768K 02D4 0000 - 02DF FFFF
RapidIO CPPI RAM 16K 02E0 0000 - 02E0 3FFF
Reserved 2M - 16K 02E0 4000 - 02FF FFFF
Reserved 16M 0300 0000 - 03FF FFFF
Reserved 192M 0400 0000 - 0FFF FFFF
Reserved 256M 1000 0000 - 1FFF FFFF
Reserved 256M 2000 0000 - 2FFF FFFF
McBSP 0 Data 256 3000 0000 - 3000 00FF
Reserved 64M - 256 3000 0100 - 33FF FFFF
McBSP 1 Data 256 3400 0000 - 3400 00FF
Reserved 64M - 256 3400 0100 - 37FF FFFF
Reserved 64M 3800 0000 - 3BFF FFFF
UTOPIA Receive (Rx) Data Queue 1K 3C00 0000 - 3C00 03FF
UTOPIA Transmit (Tx) Data Queue 1K 3C00 0400 - 3C00 07FF
Reserved 16M - 2K 3C00 0800 - 3CFF FFFF
Reserved 48M 3D00 0000 - 3FFF FFFF
PCI External Memory Space 256M 4000 0000 - 4FFF FFFF
TCP2 Data Registers 128M 5000 0000 - 57FF FFFF
VCP2 Data Registers 128M 5800 0000 - 5FFF FFFF
Reserved 256M 6000 0000 - 6FFF FFFF
EMIFA (EMIF64) Configuration Registers 128M 7000 0000 - 77FF FFFF
DDR2 Memory Controller Configuration Registers 128M 7800 0000 - 7FFF FFFF
Reserved 256M 8000 0000 - 8FFF FFFF
Reserved 256M 9000 0000 - 9FFF FFFF
EMIFA CE2 - SBSRAM/Async
(1)
8M A000 0000 - A07F FFFF
Reserved 256M - 8M A080 0000 - AFFF FFFF
EMIFA CE3 - SBSRAM/Async
(1)
8M B000 0000 - B07F FFFF
Reserved 256M - 8M B080 0000 - BFFF FFFF
EMIFA CE4 - SBSRAM/Async
(1)
8M C000 0000 - C07F FFFF
Reserved 256M - 8M C080 0000 - CFFF FFFF
EMIFA CE5 - SBSRAM/Async
(1)
8M D000 0000 - D07F FFFF
Reserved 256M - 8M D080 0000 - DFFF FFFF
DDR2 Memory Controller CE0 - DDR2 SDRAM 512M E000 0000 - FFFF FFFF
(1) The EMIFA CE0 and CE1 are not functionally supported on the C6455 device and, therefore, are not pinned out.
12 Device Overview Copyright © 2005–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320C6455

Table of Contents

Other manuals for Texas Instruments TMS320C6455

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments TMS320C6455 and is the answer not in the manual?

Texas Instruments TMS320C6455 Specifications

General IconGeneral
BrandTexas Instruments
ModelTMS320C6455
CategorySignal Processors
LanguageEnglish

Related product manuals