EasyManuals Logo

Texas Instruments TMS320C6455 User Manual

Texas Instruments TMS320C6455
257 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #121 background imageLoading...
Page #121 background image
TMS320C6455
www.ti.com
SPRS276M MAY 2005REVISED MARCH 2012
Table 7-10. C6455 System Event Mapping (continued)
EVENT NUMBER INTERRUPT EVENT DESCRIPTION
41 XINT0 McBSP0 transmit interrupt
42 RINT1 McBSP1 receive interrupt
43 XINT1 McBSP1 transmit interrupt
Reserved. These system events are not connected and, therefore,
44 - 50 Reserved
not used.
51 GPINT0 GPIO interrupt
52 GPINT1 GPIO interrupt
53 GPINT2 GPIO interrupt
54 GPINT3 GPIO interrupt
55 GPINT4 GPIO interrupt
56 GPINT5 GPIO interrupt
57 GPINT6 GPIO interrupt
58 GPINT7 GPIO interrupt
59 GPINT8 GPIO interrupt
60 GPINT9 GPIO interrupt
61 GPINT10 GPIO interrupt
62 GPINT11 GPIO interrupt
63 GPINT12 GPIO interrupt
64 GPINT13 GPIO interrupt
65 GPINT14 GPIO interrupt
66 GPINT15 GPIO interrupt
67 TINTLO0 Timer 0 lower counter interrupt
68 TINTHI0 Timer 0 higher counter interrupt
69 TINTLO1 Timer 1 lower counter interrupt
70 TINTHI1 Timer 1 higher counter interrupt
71 EDMA3CC_INT0 EDMA3CC completion interrupt - Mask0
72 EDMA3CC_INT1 EDMA3CC completion interrupt - Mask1
73 EDMA3CC_INT2 EDMA3CC completion interrupt - Mask2
74 EDMA3CC_INT3 EDMA3CC completion interrupt - Mask3
75 EDMA3CC_INT4 EDMA3CC completion interrupt - Mask4
76 EDMA3CC_INT5 EDMA3CC completion interrupt - Mask5
77 EDMA3CC_INT6 EDMA3CC completion interrupt - Mask6
78 EDMA3CC_INT7 EDMA3CC completion interrupt - Mask7
79 EDMA3CC_ERRINT EDMA3CC error interrupt
Reserved. This system event is not connected and, therefore, not
80 Reserved
used.
81 EDMA3TC0_ERRINT EDMA3TC0 error interrupt
82 EDMA3TC1_ERRINT EDMA3TC1 error interrupt
83 EDMA3TC2_ERRINT EDMA3TC2 error interrupt
84 EDMA3TC3_ERRINT EDMA3TC3 error interrupt
Reserved. These system events are not connected and, therefore,
85 - 95 Reserved
not used.
96
(2)
INTERR Interrupt Controller dropped CPU interrupt event
97
(2)
EMC_IDMAERR EMC invalid IDMA parameters
Reserved. These system events are not connected and, therefore,
98 - 99 Reserved
not used.
100
(2)
EFIINTA EFI interrupt from side A
101
(2)
EFIINTB EFI interrupt from side B
(2) This system event is generated from within the C64x+ megamodule.
Copyright © 2005–2012, Texas Instruments Incorporated C64x+ Peripheral Information and Electrical Specifications 121
Submit Documentation Feedback
Product Folder Link(s): TMS320C6455

Table of Contents

Other manuals for Texas Instruments TMS320C6455

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments TMS320C6455 and is the answer not in the manual?

Texas Instruments TMS320C6455 Specifications

General IconGeneral
BrandTexas Instruments
ModelTMS320C6455
CategorySignal Processors
LanguageEnglish

Related product manuals