Clock
Prescale
I2CPSC
Peripheral Clock
(CPU/6)
I2CCLKH
Generator
Bit Clock
I2CCLKL
Noise
Filter
SCL
I2CXSR
I2CDXR
Transmit
Transmit
Shift
Transmit
Buffer
I2CDRR
Shift
I2CRSR
Receive
Buffer
Receive
Receive
Filter
SDA
I2C Data
Noise
I2COAR
I2CSAR
Slave
Address
Control
Address
Own
I2CMDR
I2CCNT
Mode
Data
Count
Vector
Interrupt
Interrupt
Status
I2CIVR
I2CSTR
Mask/Status
Interrupt
I2CIMR
Interrupt/DMA
I2C Module
I2C Clock
Shading denotes control/status registers.
I2CEMDR
Extended
Mode
TMS320C6455
SPRS276M –MAY 2005–REVISED MARCH 2012
www.ti.com
Figure 7-41. I2C Module Block Diagram
170 C64x+ Peripheral Information and Electrical Specifications Copyright © 2005–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320C6455