EasyManua.ls Logo

ARM Cortex-M4 - Cortex-M4 Core Peripherals; Nested Vectored Interrupt Controller; System Control Block; System Timer

ARM Cortex-M4
276 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Introduction
ARM DUI 0553A Copyright © 2010 ARM. All rights reserved. 1-4
ID121610 Non-Confidential
fast code execution permits slower processor clock or increases sleep mode time
hardware division and fast digital-signal-processing orientated multiply accumulate
saturating arithmetic for signal processing
deterministic, high-performance interrupt handling for time-critical applications
optional Memory Protection Unit (MPU) for safety-critical applications
extensive implementation-defined debug and trace capabilities:
Serial Wire Debug and Serial Wire Trace reduce the number of pins required for
debugging, tracing, and code profiling.
1.1.4 Cortex-M4 core peripherals
These are:
Nested Vectored Interrupt Controller
The NVIC is an embedded interrupt controller that supports low latency interrupt
processing.
System Control Block
The System Control Block (SCB) is the programmers model interface to the
processor. It provides system implementation information and system control,
including configuration, control, and reporting of system exceptions.
System timer
The system timer, SysTick, is a 24-bit count-down timer. Use this as a Real Time
Operating System (RTOS) tick timer or as a simple counter.
Memory Protection Unit
The Memory Protection Unit (MPU) improves system reliability by defining the
memory attributes for different memory regions. It provides up to eight different
regions, and an optional predefined background region.
Floating-point Unit
The Floating-Point Unit (FPU) provides IEEE754-compliant operations on
single-precision, 32-bit, floating-point values.

Table of Contents

Related product manuals