Texas Instruments TMS320C6455 User Manual

TMS320C6455
SPRS276M –MAY 2005–REVISED MARCH 2012 www.ti.com
Table 3-9. Peripheral Status Register 0 (PERSTAT0) Field Descriptions (continued)
Bit Field Value Description
2:0 TCPSTAT TCP status
000 TCP is in the disabled state
001 TCP is in the enabled state
011 TCP is in the static powerdown state
100 TCP is in the disable in progress state
101 TCP is in the enable in progress state
Others Reserved
31 16
Reserved
R-0
15 6 5 3 2 0
Reserved UTOPIASTAT PCISTAT
R-0 R-0 R-0
LEGEND: R = Read only; -n = value after reset
Figure 3-7. Peripheral Status Register 1 (PERSTAT1) - 0x02AC 0018
Table 3-10. Peripheral Status Register 1 (PERSTAT1) Field Descriptions
Bit Field Value Description
31:6 Reserved Reserved.
5:3 UTOPIASTAT UTOPIA status
000 UTOPIA is in the disabled state
001 UTOPIA is in the enabled state
011 UTOPIA is in the static powerdown state
101 UTOPIA is in the enable in progress state
Others Reserved
2:0 PCISTAT PCI status
000 PCI is in the disabled state
001 PCI is in the enabled state
011 PCI is in the static powerdown state
101 PCI is in the enable in progress state
Others Reserved
68 Device Configuration Copyright © 2005–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320C6455

Texas Instruments TMS320C6455 Specifications

General

Brand	Texas Instruments
Model	TMS320C6455
Category	Signal Processors
Language	English