The Cortex-M4 Instruction Set
ARM DUI 0553A Copyright © 2010 ARM. All rights reserved. 3-8
ID121610 Non-Confidential
VFNMS.F32 {Sd,} Sn, Sm
Floating-point Fused Negate Multiply Subtract - page 3-136
VLDM.F<32|64> Rn{!}, list
Load Multiple extension registers - page 3-137
VLDR.F<32|64>
<
Dd|Sd>, [Rn]
Load an extension register from memory - page 3-138
VLMA.F32 {Sd,} Sn, Sm
Floating-point Multiply Accumulate - page 3-139
VLMS.F32 {Sd,} Sn, Sm
Floating-point Multiply Subtract - page 3-139
VMOV.F32 Sd, #imm
Floating-point Move immediate - page 3-140
VMOV Sd, Sm
Floating-point Move register - page 3-141
VMOV Sn, Rt
Copy ARM core register to single precision - page 3-143
VMOV Sm, Sm1, Rt, Rt2
Copy 2 ARM core registers to 2 single precision - page 3-144
VMOV Dd[x], Rt
Copy ARM core register to scalar - page 3-145
VMOV Rt, Dn[x]
Copy scalar to ARM core register - page 3-142
VMRS Rt, FPSCR
Move FPSCR to ARM core register or APSR N,Z,C,V page 3-146
VMSR FPSCR, Rt
Move to FPSCR from ARM Core register FPSCR page 3-147
VMUL.F32 {Sd,} Sn, Sm
Floating-point Multiply - page 3-148
VNEG.F32 Sd, Sm
Floating-point Negate - page 3-149
VNMLA.F32 Sd, Sn, Sm
Floating-point Multiply and Add - page 3-150
VNMLS.F32 Sd, Sn, Sm
Floating-point Multiply and Subtract - page 3-150
VNMUL {Sd,} Sn, Sm
Floating-point Multiply - page 3-150
VPOP list
Pop extension registers - page 3-151
VPUSH list
Push extension registers - page 3-152
VSQRT.F32 Sd, Sm
Calculates floating-point Square Root - page 3-153
VSTM Rn{!}, list
Floating-point register Store Multiple - page 3-154
VSTR.F<32|64> Sd, [Rn]
Stores an extension register to memory - page 3-155
VSUB.F<32|64> {Sd,} Sn, Sm
Floating-point Subtract - page 3-156
WFE
- Wait For Event - page 3-168
WFI
- Wait For Interrupt - page 3-169
Table 3-1 Cortex-M4 instructions (continued)
Mnemonic Operands Brief description Flags Page
To Next Page
Loading...
